loadpatents
name:-0.064933061599731
name:-0.0013980865478516
name:-0.00029921531677246
Koburger; Charles William III Patent Filings

Koburger; Charles William III

Patent Applications and Registrations

Patent applications and USPTO patent grants for Koburger; Charles William III.The latest application filed is for "memory devices using carbon nanotube (cnt) technologies".

Company Profile
0.0.53
  • Koburger; Charles William III - Delmar NY
  • Koburger, Charles William III - Essex Junction VT
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Memory Devices Using Carbon Nanotube (cnt) Technologies
App 20080117671 - Furukawa; Toshiharu ;   et al.
2008-05-22
Shallow Trench Isolation Structure For Shielding Trapped Charge In A Semiconductor Device
App 20080116529 - Cannon; Ethan Harrison ;   et al.
2008-05-22
Semiconductor Structures For Latch-up Suppression And Methods Of Forming Such Semiconductor Structures
App 20080057671 - Furukawa; Toshiharu ;   et al.
2008-03-06
Method For Fabricating Strained Silicon-on-insulator Structures And Strained Silicon-on-insulator Structures Formed Thereby
App 20080050931 - Furukawa; Toshiharu ;   et al.
2008-02-28
Integrated Circuit Chip Utilizing Oriented Carbon Nanotube Conductive Layers
App 20080042287 - Furukawa; Toshiharu ;   et al.
2008-02-21
Methods Of Fabricating Vertical Carbon Nanotube Field Effect Transistors For Arrangement In Arrays And Field Effect Transistors And Arrays Formed Thereby
App 20080044954 - Furukawa; Toshiharu ;   et al.
2008-02-21
Design Structures Incorporating Shallow Trench Isolation Filled by Liquid Phase Deposition of SiO2
App 20080040696 - Hakey; Mark Charles ;   et al.
2008-02-14
ELECTRIC FUSES USING CNTs (CARBON NANOTUBES)
App 20070262450 - Furukawa; Toshiharu ;   et al.
2007-11-15
Well Isolation Trenches (wit) For Cmos Devices
App 20070241408 - Furukawa; Toshiharu ;   et al.
2007-10-18
Semiconductor Structures For Latch-up Suppression And Methods Of Forming Such Semiconductor Structures
App 20070241409 - Furukawa; Toshiharu ;   et al.
2007-10-18
SHALLOW TRENCH ISOLATION FILL BY LIQUID PHASE DEPOSITION OF SiO2
App 20070228510 - Hakey; Mark Charles ;   et al.
2007-10-04
Layout and process to contact sub-lithographic structures
App 20070215874 - Furukawa; Toshiharu ;   et al.
2007-09-20
Micro-electro-mechanical Valves And Pumps And Methods Of Fabricating Same
App 20070215224 - Furukawa; Toshiharu ;   et al.
2007-09-20
Methods for fabricating semiconductor device structures with reduced susceptibility to latch-up and semiconductor device structures formed by the methods
App 20070194403 - Cannon; Ethan Harrison ;   et al.
2007-08-23
Shallow Trench Isolation Structure For Shielding Trapped Charge In A Semiconductor Device
App 20070187778 - Cannon; Ethan Harrison ;   et al.
2007-08-16
Wrap-around Gate Field Effect Transistor
App 20070184588 - Furukawa; Toshiharu ;   et al.
2007-08-09
Integrated Circuit Chip Utilizing Dielectric Layer Having Oriented Cylindrical Voids Formed from Carbon Nanotubes
App 20070184647 - Furukawa; Toshiharu ;   et al.
2007-08-09
Semiconductor structures for latch-up suppression and methods of forming such semiconductor structures
App 20070170518 - Furukawa; Toshiharu ;   et al.
2007-07-26
Methods and semiconductor structures for latch-up suppression using a conductive region
App 20070170543 - Furukawa; Toshiharu ;   et al.
2007-07-26
Methods and semiconductor structures for latch-up suppression using a buried conductive region
App 20070158755 - Chang; Shunhua Thomas ;   et al.
2007-07-12
Memory Devices Using Carbon Nanotube (cnt) Technologies
App 20070133266 - Furukawa; Toshiharu ;   et al.
2007-06-14
Methods Of Forming Low-k Dielectric Layers Containing Carbon Nanostructures
App 20070123028 - Furukawa; Toshiharu ;   et al.
2007-05-31
Semiconductor Optical Sensors
App 20070108473 - Furukawa; Toshiharu ;   et al.
2007-05-17
Semiconductor Transistors With Contact Holes Close To Gates
App 20070102766 - Furukawa; Toshiharu ;   et al.
2007-05-10
Passive Electrically Testable Acceleration And Voltage Measurement Devices
App 20070085156 - Furukawa; Toshiharu ;   et al.
2007-04-19
Sidewall Image Transfer (sit) Technologies
App 20070066009 - Furukawa; Toshiharu ;   et al.
2007-03-22
Integrated Circuit Chip Utilizing Oriented Carbon Nanotube Conductive Layers
App 20070048879 - Furukawa; Toshiharu ;   et al.
2007-03-01
Non-volatile Switching And Memory Devices Using Vertical Nanotubes
App 20070025138 - Furukawa; Toshiharu ;   et al.
2007-02-01
Method For Making Integrated Circuit Chip Having Carbon Nanotube Composite Interconnection Vias
App 20060292861 - Furukawa; Toshiharu ;   et al.
2006-12-28
Method For Fabricating Oxygen-implanted Silicon On Insulation Type Semiconductor And Semiconductor Formed Therefrom
App 20060226480 - Furukawa; Toshiharu ;   et al.
2006-10-12
Process For Oxide Cap Formation In Semiconductor Manufacturing
App 20060166432 - Holmes; Steven John ;   et al.
2006-07-27
Integrated circuit chip utilizing dielectric layer having oriented cylindrical voids formed from carbon nanotubes
App 20060128137 - Furukawa; Toshiharu ;   et al.
2006-06-15
Low-k Dielectric Material Based Upon Carbon Nanotubes And Methods Of Forming Such Low-k Dielectric Materials
App 20060073682 - Furukawa; Toshiharu ;   et al.
2006-04-06
Integrated circuit chip utilizing oriented carbon nanotube conductive layers
App 20060022221 - Furukawa; Toshiharu ;   et al.
2006-02-02
Method for fabricating strained semiconductor structures and strained semiconductor structures formed thereby
App 20060011990 - Furukawa; Toshiharu ;   et al.
2006-01-19
Dual gated finfet gain cell
App 20060008927 - Furukawa; Toshiharu ;   et al.
2006-01-12
Horizontal memory gain cells
App 20050286293 - Furukawa, Toshiharu ;   et al.
2005-12-29
Methods for fabricating a metal-oxide-semiconductor device structure and metal-oxide-semiconductor device structures formed thereby
App 20050242378 - Furukawa, Toshiharu ;   et al.
2005-11-03
Wafer cell for immersion lithography
App 20050237501 - Furukawa, Toshiharu ;   et al.
2005-10-27
Method for fabricating strained silicon-on-insulator structures and strained silicon-on insulator structures formed thereby
App 20050227498 - Furukawa, Toshiharu ;   et al.
2005-10-13
System and apparatus for photolithography
App 20050213061 - Hakey, Mark Charles ;   et al.
2005-09-29
Methods of forming alternating phase shift masks having improved phase-shift tolerance
App 20050202322 - Furukawa, Toshiharu ;   et al.
2005-09-15
Method of forming FinFET gates without long etches
App 20050202607 - Furukawa, Toshiharu ;   et al.
2005-09-15
Integrated circuit chip utilizing carbon nanotube composite interconnection vias
App 20050189655 - Furukawa, Toshiharu ;   et al.
2005-09-01
Methods of fabricating vertical carbon nanotube field effect transistors for arrangement in arrays and field effect transistors and arrays formed thereby
App 20050179029 - Furukawa, Toshiharu ;   et al.
2005-08-18
Vertical nanotube semiconductor device structures and methods of forming the same
App 20050167655 - Furukawa, Toshiharu ;   et al.
2005-08-04
Moving lens for immersion optical lithography
App 20050145803 - Hakey, Mark Charles ;   et al.
2005-07-07
Wrap-around gate field effect transistor
App 20050127466 - Furukawa, Toshiharu ;   et al.
2005-06-16
Shallow trench isolation fill by liquid phase deposition of SiO2
App 20050130387 - Hakey, Mark Charles ;   et al.
2005-06-16
Methods and structures for promoting stable synthesis of carbon nanotubes
App 20050129948 - Furukawa, Toshiharu ;   et al.
2005-06-16
Selective synthesis of semiconducting carbon nanotubes
App 20050130341 - Furukawa, Toshiharu ;   et al.
2005-06-16
Methods for fabricating a metal-oxide-semiconductor device structure and metal-oxide-semiconductor device structures formed thereby
App 20050098804 - Furukawa, Toshiharu ;   et al.
2005-05-12
Method for supporting a bond pad in a multilevel interconnect structure and support structure formed thereby
App 20040245637 - Horak, David Vaclav ;   et al.
2004-12-09

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed