loadpatents
name:-0.01127290725708
name:-0.035761117935181
name:-0.16155385971069
Koay; Wei Yee Patent Filings

Koay; Wei Yee

Patent Applications and Registrations

Patent applications and USPTO patent grants for Koay; Wei Yee.The latest application filed is for "technologies for re-programmable hardware in autonomous vehicles".

Company Profile
8.23.9
  • Koay; Wei Yee - Penang MY
  • Koay; Wei Yee - Bayan Lepas MY
  • Koay; Wei Yee - Bayan Baru MY
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Techniques for preventing voltage tampering of security control circuits
Grant 11,443,073 - Koay , et al. September 13, 2
2022-09-13
Technologies For Re-programmable Hardware In Autonomous Vehicles
App 20220004452 - Koay; Wei Yee ;   et al.
2022-01-06
Technologies for re-programmable hardware in autonomous vehicles
Grant 11,126,496 - Koay , et al. September 21, 2
2021-09-21
Automated loading services for computer assisted or autonomous driving vehicles
Grant 11,104,529 - Pinilla Pico , et al. August 31, 2
2021-08-31
Methods and apparatus for reducing power consumption in memory circuitry by controlling precharge duration
Grant 10,431,269 - Kumar , et al. O
2019-10-01
Programmable High-Speed and Low-power Mode FPGA Memory with Configurable Floating Bitlines Scheme
App 20190228821 - Koay; Wei Yee ;   et al.
2019-07-25
Techniques For Preventing Voltage Tampering Of Security Control Circuits
App 20190138754 - Koay; Wei Yee ;   et al.
2019-05-09
Technologies For Re-programmable Hardware In Autonomous Vehicles
App 20190129789 - Koay; Wei Yee ;   et al.
2019-05-02
Apparatus and method for security in an integrated circuit
Grant 10,228,415 - Koay , et al.
2019-03-12
Automated Loading Services For Computer Assisted Or Autonomous Driving Vehicles
App 20190047801 - PINILLA PICO; Lady Nataly ;   et al.
2019-02-14
Blockchain-based Digital Data Exchange
App 20190050854 - Yang; Xue ;   et al.
2019-02-14
Edge Devices Utilizing Personalized Machine Learning And Methods Of Operating The Same
App 20190050683 - Gupta Hyde; Maruti ;   et al.
2019-02-14
Memory elements with dynamic pull-up weakening write assist circuitry
Grant 9,767,892 - Kumar , et al. September 19, 2
2017-09-19
Methods And Apparatus For Reducing Power Consumption In Memory Circuitry By Controlling Precharge Duration
App 20160225437 - Kumar; Rajiv ;   et al.
2016-08-04
Methods and apparatus for performing boosted bit line precharge
Grant 9,299,404 - Ch'ng , et al. March 29, 2
2016-03-29
Interface circuitry for an integrated circuit system
Grant 8,760,328 - Koay , et al. June 24, 2
2014-06-24
Memory circuitry with dynamic power control
Grant 8,699,291 - Ch'ng , et al. April 15, 2
2014-04-15
Configurable memory block
Grant 8,400,863 - Tan , et al. March 19, 2
2013-03-19
Dynamic real-time delay characterization and configuration
Grant 7,787,314 - Tan , et al. August 31, 2
2010-08-31
Programmable power down scheme for embedded memory block
Grant 7,760,577 - Koay , et al. July 20, 2
2010-07-20
Using dedicated read output path to reduce unregistered read access time for a FPGA embedded memory
Grant 7,715,271 - Yu , et al. May 11, 2
2010-05-11
Dynamic Real-time Delay Characterization And Configuration
App 20100061166 - Tan; Jun Pin ;   et al.
2010-03-11
Using dedicated read output path to reduce unregistered read access time for FPGA embedded memory
Grant 7,414,916 - Yu , et al. August 19, 2
2008-08-19
Programmable soft macro memory using gate array base cells
Grant 7,305,640 - Phoon , et al. December 4, 2
2007-12-04
Dual-port memory array using shared write drivers and read sense amplifiers
Grant 7,289,372 - Yu , et al. October 30, 2
2007-10-30
Divisible true dual port memory system supporting simple dual port memory subsystems
Grant 7,269,089 - Yu , et al. September 11, 2
2007-09-11
Method and apparatus for memory block initialization
Grant 7,221,185 - Yu , et al. May 22, 2
2007-05-22
Divisible true dual port memory system supporting simple dual port memory subsystems
Grant 7,130,238 - Yu , et al. October 31, 2
2006-10-31
Dual port memory array using shared write drivers and read sense amplifiers
Grant 7,110,304 - Yu , et al. September 19, 2
2006-09-19

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed