Knight; Jeffrey Alan

Patent Applications and Registrations

Patent applications and USPTO patent grants for Knight; Jeffrey Alan.The latest application filed is for "structure having flush circuit features and method of making".

Company Profile

0.12.5

Knight; Jeffrey Alan - Endwell NY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Structure having flush circuit features and method of making Grant 7,098,136 - Clothier , et al. August 29, 2	2006-08-29
Structure having flush circuit features and method of making App 20050020079 - Clothier, Ronald ; et al.	2005-01-27
Structure having embedded flush circuitry features and method of fabricating Grant 6,841,228 - Edwards , et al. January 11, 2	2005-01-11
Structure having flush circuitry features and method of making Grant 6,815,709 - Clothier , et al. November 9, 2	2004-11-09
Structure having embedded flush circuitry features and method of fabricating App 20040081810 - Edwards, Robert Douglas ; et al.	2004-04-29
Structure having embedded flush circuitry features and method of fabricating Grant 6,663,786 - Edwards , et al. December 16, 2	2003-12-16
Structure having embedded flush circuitry features and method of fabricating App 20020192439 - Edwards, Robert Douglas ; et al.	2002-12-19
Structure having flush circuitry features and method of making App 20020177006 - Clothier, Ronald ; et al.	2002-11-28
Electronic package utilizing protective coating Grant 6,351,030 - Havens , et al. February 26, 2	2002-02-26
Electronic Package Utilizing Protective Coating App 20010011773 - HAVENS, ROSS DOWNEY ; et al.	2001-08-09
Method for providing a protective coating and electronic package utilizing same Grant 5,888,850 - Havens , et al. March 30, 1	1999-03-30
Method and structure for constraining the flow of incapsulant applied to an I/C chip on a substrate Grant 5,869,356 - Fuller, Jr. , et al. February 9, 1	1999-02-09
Circuitized substrate with same surface conductors of different resolutions Grant 5,817,405 - Bhatt , et al. October 6, 1	1998-10-06
Single-tiered organic chip carriers for wire bond-type chips Grant 5,798,909 - Bhatt , et al. August 25, 1	1998-08-25
Structure for constraining the flow of encapsulant applied to an I/C chip on a substrate Grant 5,784,260 - Fuller, Jr. , et al. July 21, 1	1998-07-21
Chip carrier having an organic photopatternable material and a metal substrate Grant 5,724,232 - Bhatt , et al. March 3, 1	1998-03-03
Method of making a circuitized substrate using two different metallization processes Grant 5,707,893 - Bhatt , et al. January 13, 1	1998-01-13

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.