loadpatents
name:-0.027354001998901
name:-0.030515909194946
name:-0.00044798851013184
Klink; Erich Patent Filings

Klink; Erich

Patent Applications and Registrations

Patent applications and USPTO patent grants for Klink; Erich.The latest application filed is for "determining the current return path integrity in an electric device connected or connectable to a further device".

Company Profile
0.28.20
  • Klink; Erich - Schonaich DE
  • Klink; Erich - Schoenaich DE
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Determining the current return path integrity in an electric device connected or connectable to a further device
Grant 9,891,256 - Frech , et al. February 13, 2
2018-02-13
Determining The Current Return Path Integrity In An Electric Device Connected Or Connectable To A Further Device
App 20170122993 - FRECH; Roland ;   et al.
2017-05-04
Determining the current return path integrity in an electric device connected or connectable to a further device
Grant 9,581,631 - Frech , et al. February 28, 2
2017-02-28
Determining The Current Return Path Integrity In An Electric Device Connected Or Connectable To A Further Device
App 20160216302 - FRECH; Roland ;   et al.
2016-07-28
Determining the current return path integrity in an electric device connected or connectable to a further device
Grant 9,304,158 - Frech , et al. April 5, 2
2016-04-05
Determining The Current Return Path Integrity In An Electric Device Connected Or Connectable To A Further Device
App 20150309100 - FRECH; Roland ;   et al.
2015-10-29
Determining the current return path integrity in an electric device connected or connectable to a further device
Grant 9,134,364 - Frech , et al. September 15, 2
2015-09-15
Determining The Current Return Path Integrity In An Electric Device Connected Or Connectable To A Further Device
App 20120293185 - Frech; Roland ;   et al.
2012-11-22
Method for determining the current return path integrity in an electric device connected or connectable to a further device
Grant 8,248,082 - Frech , et al. August 21, 2
2012-08-21
Noise reducing circuit arrangement
Grant 8,222,535 - Frech , et al. July 17, 2
2012-07-17
Circuit on a printed circuit board
Grant 7,742,315 - Becker , et al. June 22, 2
2010-06-22
Method For Determining The Current Return Path Integrity In An Electric Device Connected Or Connectable To A Further Device
App 20100109679 - Frech; Roland ;   et al.
2010-05-06
Method for increasing wiring channels/density under dense via fields
Grant 7,503,111 - Haridass , et al. March 17, 2
2009-03-17
Circuit Arrangement
App 20080283285 - Frech; Roland ;   et al.
2008-11-20
Printed circuit board and chip module
Grant 7,355,125 - Becker , et al. April 8, 2
2008-04-08
System and method for noise reduction in multi-layer ceramic packages
Grant 7,348,667 - Chun , et al. March 25, 2
2008-03-25
System and method for automatic insertion of on-chip decoupling capacitors
Grant 7,302,664 - Haridass , et al. November 27, 2
2007-11-27
Via/BSM pattern optimization to reduce DC gradients and pin current density on single and multi-chip modules
Grant 7,266,788 - Haridass , et al. September 4, 2
2007-09-04
Circuit on a printed circuit board
App 20070111576 - Becker; Wiren D. ;   et al.
2007-05-17
Printed circuit board and chip module
App 20070109726 - Becker; Wiren D. ;   et al.
2007-05-17
System and Method for Noise Reduction in Multi-Layer Ceramic Packages
App 20070080436 - Chun; Sungjun ;   et al.
2007-04-12
Via/BSM pattern optimization to reduce DC gradients and pin current density on single and multi-chip modules
App 20070022398 - Haridass; Anand ;   et al.
2007-01-25
System and method for increasing wiring channels/density under dense via fields
App 20060219427 - Haridass; Anand ;   et al.
2006-10-05
System and method for noise reduction in multi-layer ceramic packages
App 20060214190 - Chun; Sungjun ;   et al.
2006-09-28
System and method for automatic insertion of on-chip decoupling capacitors
App 20060190892 - Haridass; Anand ;   et al.
2006-08-24
Module power distribution network
Grant 6,967,398 - Frech , et al. November 22, 2
2005-11-22
Module Power Distribution Network
App 20050167811 - Frech, Roland ;   et al.
2005-08-04
Method for delta-noise reduction
Grant 6,774,836 - Frech , et al. August 10, 2
2004-08-10
Method for delta-I noise reduction
App 20040051511 - Frech, Roland ;   et al.
2004-03-18
Method and system for quantifying the integrity of an on-chip power supply network
Grant 6,665,843 - Frech , et al. December 16, 2
2003-12-16
Method and system for quantifying dynamic on-chip power disribution
App 20030088395 - Frech, Roland ;   et al.
2003-05-08
Method and system for quantifying the integrity of an on-chip power supply network
App 20020125897 - Frech, Roland ;   et al.
2002-09-12
Novel MCM -MLC technology
App 20010046125 - Rehm, Simone ;   et al.
2001-11-29
Method and structure for reducing power noise
App 20010004942 - Rehm, Simone ;   et al.
2001-06-28
Tunable on-chip capacity
App 20010004227 - Frech, Roland ;   et al.
2001-06-21
Structure for reducing cross-talk in VLSI circuits and method of making same using filled channels to minimize cross-talk
Grant 6,218,631 - Hetzel , et al. April 17, 2
2001-04-17
Two-stage power noise filter with on and off chip capacitors
Grant 6,043,724 - Frech , et al. March 28, 2
2000-03-28
Method for reducing a transient thermal mismatch
Grant 5,956,563 - Klink , et al. September 21, 1
1999-09-21
Multilayer module with thinfilm redistribution area
Grant 5,914,533 - Frech , et al. June 22, 1
1999-06-22
Mesh planes for multilayer module
Grant 5,812,380 - Frech , et al. September 22, 1
1998-09-22
High density semiconductor memory module using split finger lead frame
Grant 5,227,995 - Klink , et al. July 13, 1
1993-07-13
Input signal redriver for semiconductor modules
Grant 5,157,635 - Ellis , et al. October 20, 1
1992-10-20
Integrated circuit package
Grant 5,016,087 - Haug , et al. May 14, 1
1991-05-14
Phase splitter with latch
Grant 4,614,885 - Brosch , et al. September 30, 1
1986-09-30
Phase splitter with integrated latch circuit
Grant 4,542,309 - Klein , et al. September 17, 1
1985-09-17
Method of and circuit arrangement for reading and/or writing an integrated semiconductor storage with storage cells in MTL (I.sup.2 L) technology
Grant 4,330,853 - Heimeier , et al. May 18, 1
1982-05-18
IIL With partially spaced collars
Grant 4,259,730 - Heuber , et al. March 31, 1
1981-03-31

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed