KleinOsowski; AJ

Patent Applications and Registrations

Patent applications and USPTO patent grants for KleinOsowski; AJ.The latest application filed is for "carbon nanotube based integrated semiconductor circuit".

Company Profile

0.16.15

KleinOsowski; AJ - Austin TX US
Kleinosowski; AJ - Seattle WA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Apparatus and method for hardening latches in SOI CMOS devices Grant 8,354,858 - Cannon , et al. January 15, 2	2013-01-15
Radiation tolerance by clock signal interleaving Grant 8,271,912 - Ellavsky , et al. September 18, 2	2012-09-18
Carbon nanotube based integrated semiconductor circuit Grant 8,211,741 - Appenzeller , et al. July 3, 2	2012-07-03
Carbon Nanotube Based Integrated Semiconductor Circuit App 20110263101 - Appenzeller; Joerg ; et al.	2011-10-27
Carbon nanotube based integrated semiconductor circuit Grant 8,017,934 - Appenzeller , et al. September 13, 2	2011-09-13
Apparatus And Method For Hardening Latches In Soi Cmos Devices App 20110102042 - Cannon; Ethan H. ; et al.	2011-05-05
Apparatus and method for hardening latches in SOI CMOS devices Grant 7,888,959 - Cannon , et al. February 15, 2	2011-02-15
Method for Q.sub.CRIT measurement in bulk CMOS using a switched capacitor circuit Grant 7,881,135 - Cannon , et al. February 1, 2	2011-02-01
Carbon Nanotube Based Integrated Semiconductor Circuit App 20100295025 - Appenzeller; Joerg ; et al.	2010-11-25
Method for Qcrit Measurement in Bulk CMOS Using a Switched Capacitor Circuit App 20100271057 - Cannon; Ethan H. ; et al.	2010-10-28
Carbon nanotube based integrated semiconductor circuit Grant 7,786,466 - Appenzeller , et al. August 31, 2	2010-08-31
Method for radiation tolerance by automated placement Grant 7,774,732 - KleinOsowski , et al. August 10, 2	2010-08-10
Self-resetting, self-correcting latches Grant 7,734,970 - Drake , et al. June 8, 2	2010-06-08
Method for radiation tolerance by implant well notching Grant 7,725,870 - Beckenbaugh , et al. May 25, 2	2010-05-25
Method for radiation tolerance by logic book folding Grant 7,698,681 - Beckenbaugh , et al. April 13, 2	2010-04-13
Radiation Tolerance by Clock Signal Interleaving App 20090241073 - Ellavsky; Matthew R. ; et al.	2009-09-24
Method and apparatus for soft-error immune and self-correcting latches Grant 7,590,907 - Drake , et al. September 15, 2	2009-09-15
Carbon Nanotube Based Integrated Semiconductor Circuit App 20090179193 - Appenzeller; Joerg ; et al.	2009-07-16
Apparatus And Method For Hardening Latches In Soi Cmos Devices App 20090134925 - Cannon; Ethan H. ; et al.	2009-05-28
Method for Radiation Tolerance by Automated Placement App 20090049418 - KleinOsowski; AJ ; et al.	2009-02-19
Method for Radiation Tolerance by Implant Well Notching App 20090045841 - Beckenbaugh; Mark R. ; et al.	2009-02-19
Method for Radiation Tolerance by Logic Book Folding App 20090045840 - Beckenbaugh; Mark R. ; et al.	2009-02-19
Method And Apparatus For Soft-error Immune And Self-correcting Latches App 20080270862 - Drake; Alan J. ; et al.	2008-10-30
Self-resetting, self-correcting latches Grant 7,418,641 - Drake , et al. August 26, 2	2008-08-26
Method for Soft Error Modeling with Double Current Pulse App 20080016477 - Kleinosowski; AJ ; et al.	2008-01-17
Dynamic logic circuit apparatus and method for reducing leakage power consumption via separate clock and output stage control Grant 7,202,705 - Ngo , et al. April 10, 2	2007-04-10
Dynamic logic circuit incorporating reduced leakage state-retaining devices Grant 7,193,446 - Ngo , et al. March 20, 2	2007-03-20
Self-resetting, self-correcting latches App 20070028157 - Drake; Alan J. ; et al.	2007-02-01
Dynamic logic circuit incorporating reduced leakage state-retaining devices App 20060103431 - Ngo; Hung Cai ; et al.	2006-05-18
Dynamic logic circuit apparatus and method for reducing leakage power consumption via separate clock and output stage control App 20060082389 - Ngo; Hung Cai ; et al.	2006-04-20

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.