Kishimoto; Koji

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kishimoto; Koji.The latest application filed is for "method of affixation, and pressure-sensitive adhesive for use in affixation".

Company Profile

0.15.10

Kishimoto; Koji - Kobe JP
Kishimoto; Koji - Yokkaichi JP
Kishimoto; Koji - Tokyo JP
Kishimoto; Koji - Osaka JP
Kishimoto; Koji - Kobe-shi JP
Kishimoto; Koji - Yokkaichi-City JP
Kishimoto; Koji - Wakayama JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Plasma tube array-type display device and luminance correcting method Grant 8,330,676 - Shinohe , et al. December 11, 2	2012-12-11
Display device Grant 8,310,606 - Itamasu , et al. November 13, 2	2012-11-13
Wiring board and method of preventing high voltage damage Grant 8,258,407 - Kishimoto September 4, 2	2012-09-04
Promoter of novel calcium-independent phospholipase A2 Grant 7,910,328 - Shimizu , et al. March 22, 2	2011-03-22
Method of Affixation, and Pressure-Sensitive Adhesive for Use in Affixation App 20100092773 - Kasahara; Hiroyuki ; et al.	2010-04-15
Plasma Tube Array-type Display Device And Luminance Correcting Method App 20090322656 - SHINOHE; Koji ; et al.	2009-12-31
Display Device App 20090316411 - ITAMASU; Katsuhiko ; et al.	2009-12-24
Wiring Board And Method Of Preventing High Voltage Damage App 20090084587 - Kishimoto; Koji	2009-04-02
Disk playback apparatus and method App 20090040886 - Kishimoto; Koji	2009-02-12
Novel calcium-independent phospholipases A2, genes thereof and promoter of the same App 20080154028 - Shimizu; Takao ; et al.	2008-06-26
Disc Reproduction Device App 20080117752 - Kishimoto; Koji	2008-05-22
Calcium-independent phospholipases A.sub.2, genes thereof and promoter of the same Grant 7,332,318 - Shimizu , et al. February 19, 2	2008-02-19
Novel calcium-independent phospholipases a2, genes thereof and promoter of the same App 20040076993 - Shimizu, Takao ; et al.	2004-04-22
Semiconductor device having fluorine containing silicon oxide layer as dielectric for wiring pattern having anti-reflective layer and insulating layer thereon Grant 6,627,996 - Yokoyama , et al. September 30, 2	2003-09-30
High density plasma enhanced chemical vapor deposition method Grant 6,346,302 - Kishimoto , et al. February 12, 2	2002-02-12
High Density Plasma Enhanced Chemical Vapor Deposition Method App 20010048980 - KISHIMOTO, KOJI ; et al.	2001-12-06
Process for forming fine wiring Grant 6,294,467 - Yokoyama , et al. September 25, 2	2001-09-25
Multilevel Interconnecting Structure In Semiconductor Device And Method Of Forming The Same App 20010003060 - YOKOHAMA, TAKASHI ; et al.	2001-06-07
Flat interlayer insulating film suitable for multi-layer wiring Grant 6,057,242 - Kishimoto May 2, 2	2000-05-02
Method of manufacturing semiconductor devices having multi-level wiring structure Grant 6,037,278 - Koyanagi , et al. March 14, 2	2000-03-14
Semiconductor device and process for production thereof Grant 6,005,291 - Koyanagi , et al. December 21, 1	1999-12-21
Method of manufacturing semiconductor device Grant 5,840,631 - Kubo , et al. November 24, 1	1998-11-24
Fabrication process for multilevel interconnections in a semiconductor device Grant 5,506,177 - Kishimoto , et al. April 9, 1	1996-04-09
Optical fiber connector with housing assembly for an assuring complete connection Grant 5,224,186 - Kishimoto , et al. June 29, 1	1993-06-29
Fiber treating process and composition used therefor Grant 4,789,381 - Oshiyama , et al. December 6, 1	1988-12-06

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.