loadpatents
name:-0.0062460899353027
name:-0.013159990310669
name:-0.00041890144348145
Kishida; Satoru Patent Filings

Kishida; Satoru

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kishida; Satoru.The latest application filed is for "diagnosis processing device, diagnosis processing system, diagnosis processing method, diagnosis processing program and computer-readable recording medium, and classification processing device".

Company Profile
0.11.3
  • Kishida; Satoru - Tottori JP
  • Kishida; Satoru - Tottori-shi JP
  • Kishida; Satoru - Hyogo JP
  • Kishida; Satoru - Takarazuka JP
  • Kishida; Satoru - Itami JP
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Diagnosis processing device, diagnosis processing system, diagnosis processing method, diagnosis processing program and computer-readable recording medium, and classification processing device
Grant 8,798,345 - Sasaki , et al. August 5, 2
2014-08-05
Diagnosis Processing Device, Diagnosis Processing System, Diagnosis Processing Method, Diagnosis Processing Program And Computer-readable Recording Medium, And Classification Processing Device
App 20120183187 - Sasaki; Takahiro ;   et al.
2012-07-19
Non-volatile semiconductor memory device with memory transistor
Grant 7,002,846 - Okimoto , et al. February 21, 2
2006-02-21
Non-volatile semiconductor memory device with memory transistor
App 20050083737 - Okimoto, Hiromi ;   et al.
2005-04-21
Apparatus And Method For Laying Out Transistor In Semiconductor Integrated Circuit Allowing Efficient Layout Editing, And Method For Manufacturing Semiconductor Integrated Circuit Using The Same Method
App 20010053948 - KISHIDA, SATORU ;   et al.
2001-12-20
Circuit connection information generation through circuit analysis and component replacement
Grant 5,631,841 - Kishida , et al. May 20, 1
1997-05-20
Semiconductor integrated circuit device having input/output buffer cells each comprising a plurality of transistor regions arranged in a single line
Grant 4,992,845 - Arakawa , et al. February 12, 1
1991-02-12
Semiconductor integrated circuit device
Grant 4,941,033 - Kishida July 10, 1
1990-07-10
Semiconductor intergrated circuit device
Grant 4,870,345 - Tomioka , et al. September 26, 1
1989-09-26
Semiconductor integrated circuit device
Grant 4,864,579 - Kishida , et al. September 5, 1
1989-09-05
Semiconductor integrated circuit apparatus
Grant 4,856,002 - Sakashita , et al. August 8, 1
1989-08-08
Semiconductor logic integrated circuit device having first and second operation modes for testing
Grant 4,825,439 - Sakashita , et al. April 25, 1
1989-04-25
Semiconductor integrated circuit device having rest function
Grant 4,780,666 - Sakashita , et al. October 25, 1
1988-10-25

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed