Kirscht; Joseph Allen

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kirscht; Joseph Allen.The latest application filed is for "simulating memory hot add".

Company Profile

0.23.27

Kirscht; Joseph Allen - Rochester MN US

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Spacing periodic commands to a volatile memory for increased performance and decreased collision Grant 8,549,217 - Blackmon , et al. October 1, 2	2013-10-01
Simulating memory hot add Grant 8,245,009 - Kirscht , et al. August 14, 2	2012-08-14
Memory initialization time reduction Grant 8,140,937 - Dasari , et al. March 20, 2	2012-03-20
Apparatus for implementing processor bus speculative data completion Grant 8,103,930 - Barrett , et al. January 24, 2	2012-01-24
Selecting a command to send to memory Grant 8,082,396 - Blackmon , et al. December 20, 2	2011-12-20
Simulating Memory Hot Add App 20110246744 - Kirscht; Joseph Allen ; et al.	2011-10-06
Implementing dynamic physical memory reallocation Grant 8,001,354 - Allison , et al. August 16, 2	2011-08-16
Reducing power-on time by simulating operating system memory hot add Grant 7,987,336 - Kirscht , et al. July 26, 2	2011-07-26
Implementing minimized latency and maximized reliability when data traverses multiple buses Grant 7,984,357 - Kirscht , et al. July 19, 2	2011-07-19
Method and apparatus for accessing memory in a computer system architecture supporting heterogeneous configurations of memory structures Grant 7,970,980 - Hillier, III , et al. June 28, 2	2011-06-28
Memory controller and method for copying mirrored memory that allows processor accesses to memory during a mirror copy operation Grant 7,949,836 - Hillier, III , et al. May 24, 2	2011-05-24
Spacing Periodic Commands to a Volatile Memory for Increased Performance and Decreased Collision App 20110119439 - Blackmon; Herman Lee ; et al.	2011-05-19
Memory controller and method for optimized read/modify/write performance Grant 7,908,443 - Hillier, III , et al. March 15, 2	2011-03-15
Efficient scheduling of background scrub commands Grant 7,882,314 - Allison , et al. February 1, 2	2011-02-01
Scheduling of background scrub commands to reduce high workload memory request latency Grant 7,882,323 - Allison , et al. February 1, 2	2011-02-01
Memory controller granular read queue dynamic optimization of command selection Grant 7,761,669 - Allison , et al. July 20, 2	2010-07-20
Reducing Power-On Time by Simulating Operating System Memory Hot Add App 20090287900 - Kirscht; Joseph Allen ; et al.	2009-11-19
Multi Port Memory Controller Queuing App 20090216959 - Allison; Brian David ; et al.	2009-08-27
Multi Port Memory Controller Queuing App 20090216960 - Allison; Brian David ; et al.	2009-08-27
Memory Initialization Time Reduction App 20090177946 - Dasari; Shiva R. ; et al.	2009-07-09
Maintaining Error Statistics Concurrently Across Multiple Memory Ranks App 20090132876 - Freking; Ronald Ernest ; et al.	2009-05-21
Memory controller and method for scrubbing memory without using explicit atomic operations Grant 7,516,270 - Hillier, III , et al. April 7, 2	2009-04-07
Efficient Scheduling of Background Scrub Commands App 20090070648 - Allison; Brian David ; et al.	2009-03-12
Scheduling of Background Scrub Commands to Reduce High Workload Memory Request Latency App 20090070647 - Allison; Brian David ; et al.	2009-03-12
Memory Controller And Method For Optimized Read/modify/write Performance App 20090024808 - Hillier, III; Philip Rogers ; et al.	2009-01-22
Memory Controller And Method For Optimized Read/modify/write Performance App 20090024807 - Hillier, III; Philip Rogers ; et al.	2009-01-22
Memory Controller Read Queue Dynamic Optimization of Command Selection App 20090019238 - Allison; Brian David ; et al.	2009-01-15
Memory Controller Granular Read Queue Dynamic Optimization of Command Selection App 20090019239 - Allison; Brian David ; et al.	2009-01-15
Memory controller and method for optimized read/modify/write performance Grant 7,475,202 - Hillier, III , et al. January 6, 2	2009-01-06
Managing mirrored memory transactions and error recovery Grant 7,472,236 - Hillier, III , et al. December 30, 2	2008-12-30
Memory Controller and Method for Implementing Minimized Latency and Maximized Reliability When Data Traverses Multiple Buses App 20080270870 - Kirscht; Joseph Allen ; et al.	2008-10-30
Computer System, Computer Program Product, and Method for Implementing Dynamic Physical Memory Reallocation App 20080271054 - Allison; Brian David ; et al.	2008-10-30
Method for implementing processor bus speculative data completion Grant 7,426,672 - Barrett , et al. September 16, 2	2008-09-16
Apparatus For Implementing Processor Bus Speculative Data Completion App 20080222489 - Barrett; Wayne Melvin ; et al.	2008-09-11
System and Method for Managing Mirrored Memory Transactions and Error Recovery App 20080052568 - Hillier; Philip Rogers III ; et al.	2008-02-28
Memory controller and method for optimized read/modify/write performance Grant 7,328,317 - Hillier, III , et al. February 5, 2	2008-02-05
System and method for managing mirrored memory transactions and error recovery Grant 7,328,315 - Hillier, III , et al. February 5, 2	2008-02-05
Memory Controller And Method For Optimized Read/modify/write Performance App 20080016294 - Hillier; Philip Rogers III ; et al.	2008-01-17
Memory Controller And Method For Scrubbing Memory Without Using Explicit Atomic Operations App 20070288698 - Hillier; Philip Rogers III ; et al.	2007-12-13
Memory controller and method for scrubbing memory without using explicit atomic operations Grant 7,257,686 - Hillier, III , et al. August 14, 2	2007-08-14
Selecting a command to send to memory App 20060248275 - Blackmon; Herman Lee ; et al.	2006-11-02
Method and apparatus for implementing processor bus speculative data completion App 20060248432 - Barrett; Wayne Melvin ; et al.	2006-11-02
System and method for managing mirrored memory transactions and error recovery App 20060184846 - Hillier; Philip Rogers III ; et al.	2006-08-17
Method and apparatus for accessing memory in a computer system architecture supporting heterogeneous configurations of memory structures App 20060129741 - Hillier; Philip Rogers III ; et al.	2006-06-15
Memory controller and method for optimized read/modify/write performance App 20060090044 - Hillier; Philip Rogers III ; et al.	2006-04-27
Memory controller and method for copying mirrored memory App 20050278494 - Hillier, Philip Rogers III ; et al.	2005-12-15
Memory controller and method for scrubbing memory without using explicit atomic operations App 20050273646 - Hillier, Philip Rogers III ; et al.	2005-12-08
Dynamic optimization of latency and bandwidth on DRAM interfaces Grant 6,963,516 - Blackmon , et al. November 8, 2	2005-11-08
Dynamic optimization of latency and bandwidth on DRAM interfaces App 20040103258 - Blackmon, Herman Lee ; et al.	2004-05-27

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.