loadpatents
name:-0.0057680606842041
name:-0.0059659481048584
name:-0.001366138458252
Kiritani; Hideki Patent Filings

Kiritani; Hideki

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kiritani; Hideki.The latest application filed is for "agglomerated boron nitride particles, composition containing said particles, and three-dimensional integrated circuit having layer comprising said composition".

Company Profile
1.5.5
  • Kiritani; Hideki - Chiyoda-ku JP
  • Kiritani; Hideki - Kitakyushu JP
  • KIRITANI; Hideki - Kitakyushu-shi JP
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Agglomerated boron nitride particles, composition containing said particles, and three- dimensional integrated circuit having layer comprising said composition
Grant 10,400,151 - Yamazaki , et al. Sep
2019-09-03
Composition for interlayer filler of layered semiconductor device, layered semiconductor device, and process for producing layered semiconductor device
Grant 10,125,289 - Sugiyama , et al. November 13, 2
2018-11-13
Three-dimensional integrated circuit laminate, and interlayer filler for three-dimensional integrated circuit laminate
Grant 9,847,298 - Kawase , et al. December 19, 2
2017-12-19
Agglomerated Boron Nitride Particles, Composition Containing Said Particles, And Three-dimensional Integrated Circuit Having Layer Comprising Said Composition
App 20170335160 - YAMAZAKI; Masanori ;   et al.
2017-11-23
Agglomerated boron nitride particles, composition containing said particles, and three-dimensional integrated circuit having layer comprising said composition
Grant 9,822,294 - Yamazaki , et al. November 21, 2
2017-11-21
Three-dimensional Integrated Circuit Laminate, And Interlayer Filler For Three-dimensional Integrated Circuit Laminate
App 20170033050 - KAWASE; Yasuhiro ;   et al.
2017-02-02
Three-dimensional integrated circuit laminate, and interlayer filler for three-dimensional integrated circuit laminate
Grant 9,508,648 - Kawase , et al. November 29, 2
2016-11-29
Composition For Interlayer Filler Of Layered Semiconductor Device, Layered Semiconductor Device, And Process For Producing Layered Semiconductor Device
App 20160009947 - SUGIYAMA; Masaya ;   et al.
2016-01-14
Agglomerated Boron Nitride Particles, Composition Containing Said Particles, And Three-dimensional Integrated Circuit Having Layer Comprising Said Composition
App 20140349105 - YAMAZAKI; Masanori ;   et al.
2014-11-27
Three-dimensional Integrated Circuit Laminate, And Interlayer Filler For Three-dimensional Integrated Circuit Laminate
App 20140027885 - KAWASE; Yasuhiro ;   et al.
2014-01-30

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed