loadpatents
Patent applications and USPTO patent grants for Kimura; Fumihiro.The latest application filed is for "semiconductor device".
Patent | Date |
---|---|
Semiconductor device Grant 9,318,470 - Matsumura , et al. April 19, 2 | 2016-04-19 |
Semiconductor Device App 20150340340 - MATSUMURA; Yoichi ;   et al. | 2015-11-26 |
Semiconductor device and semiconductor device layout designing method Grant 8,028,264 - Shimada , et al. September 27, 2 | 2011-09-27 |
Interconnect structure of semiconductor integrated circuit, and design method and device therefor Grant 7,913,221 - Miyashita , et al. March 22, 2 | 2011-03-22 |
Method For Designing Semiconductor Device And Semiconductor Device App 20090020784 - Araki; Takayuki ;   et al. | 2009-01-22 |
Method for designing semiconductor device and semiconductor device App 20080203562 - Araki; Takayuki ;   et al. | 2008-08-28 |
Interconnect structure of semiconductor integrated circuit, and design method and device therefor App 20080097641 - Miyashita; Hirofumi ;   et al. | 2008-04-24 |
Photochromic material Grant 7,351,362 - Yasuda , et al. April 1, 2 | 2008-04-01 |
Semiconductor device and semiconductor device layout designing method App 20070252258 - Shimada; Junichi ;   et al. | 2007-11-01 |
Area ratio/occupancy ratio verification method and pattern generation method Grant 7,269,807 - Shimada , et al. September 11, 2 | 2007-09-11 |
Semiconductor integrated circuit and method for manufacturing semiconductor integrated circuit App 20060197573 - Matsumura; Yoichi ;   et al. | 2006-09-07 |
Design method of semiconductor device and semiconductor device App 20060101367 - Fujita; Kazuhisa ;   et al. | 2006-05-11 |
Method for designing semiconductor device and semiconductor device App 20060056219 - Araki; Takayuki ;   et al. | 2006-03-16 |
Semiconductor integrated circuit and method of manufacturing the same Grant 6,989,597 - Fujino , et al. January 24, 2 | 2006-01-24 |
Area ratio/occupancy ratio verification method and pattern generation method App 20050172248 - Shimada, Junichi ;   et al. | 2005-08-04 |
Photochromic material App 20050012081 - Yasuda, Michiyuki ;   et al. | 2005-01-20 |
Standard cell for plural power supplies and related technologies Grant 6,818,929 - Tsutsumi , et al. November 16, 2 | 2004-11-16 |
Semiconductor integrated circuit and method of manufacturing the same App 20040089911 - Fujino, Takeya ;   et al. | 2004-05-13 |
Wiring resistance correcting method Grant 6,708,318 - Satoh , et al. March 16, 2 | 2004-03-16 |
Standard cell for plural power supplies and related technologies App 20030230769 - Tsutsumi, Masanori ;   et al. | 2003-12-18 |
Method of layout for LSI Grant 6,440,780 - Kimura , et al. August 27, 2 | 2002-08-27 |
Wiring resistance correcting method App 20020056073 - Satoh, Kazuhiro ;   et al. | 2002-05-09 |
LSI wire length estimation and area estimation Grant 5,978,572 - Toyonaga , et al. November 2, 1 | 1999-11-02 |
Carbonless copying paper Grant 4,003,589 - Konishi , et al. January 18, 1 | 1977-01-18 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.