Kim; Soohong

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kim; Soohong.The latest application filed is for "duplicate circuit section identification and processing for optical proximity correction (opc) processes in electronic design automation (eda) applications".

Company Profile

1.5.9

Kim; Soohong - Pleasanton CA
Kim; Soohong - Boston MA
Kim; Soohong - Gwangju-si KR
Kim; Soohong - Cambridge MA
Kim; Soohong - Suwon-si KR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Duplicate Circuit Section Identification And Processing For Optical Proximity Correction (opc) Processes In Electronic Design Automation (eda) Applications App 20220309220 - Park; Jea Woo ; et al.	2022-09-29
Reaction circuit design in microfluidic circuits Grant 11,406,980 - Blainey , et al. August 9, 2	2022-08-09
Lateral Flow Diagnostic Testing Apparatus App 20210349034 - Kim; Soohong	2021-11-11
Methods And Compositions For Determination Of Mutations In Single Replication Events App 20200199660 - Kim; Soohong ; et al.	2020-06-25
Image Display Apparatus And Operating Method Of The Same App 20190369847 - KIM; Hana ; et al.	2019-12-05
Sieve valves, microfluidic circuits, microfluidic devices, kits, and methods for isolating an analyte Grant 10,053,731 - Blainey , et al. August 21, 2	2018-08-21
Reaction Circuit Design In Microfluidic Circuits App 20180104690 - Blainey; Paul ; et al.	2018-04-19
Sieve Valves, Microfluidic Circuits, Microfluidic Devices, Kits, and Methods for Isolating an Analyte App 20180016633 - BLAINEY; PAUL ; et al.	2018-01-18
Sieve valves, microfluidic circuits, microfluidic devices, kits, and methods for isolating an analyte Grant 9,790,549 - Blainey , et al. October 17, 2	2017-10-17
Sieve Valves, Microfluidic Circuits, Microfluidic Devices, Kits, And Methods For Isolating An Analyte App 20160215332 - BLAINEY; PAUL ; et al.	2016-07-28
Computationally efficient design rule checking for circuit interconnect routing design Grant 7,594,207 - Mantik , et al. September 22, 2	2009-09-22
Computationally efficient design rule checking for circuit interconnect routing design App 20080066027 - Mantik; Stefanus ; et al.	2008-03-13

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.