loadpatents
name:-0.076643943786621
name:-0.055690050125122
name:-0.031957149505615
Kim; Seiyon Patent Filings

Kim; Seiyon

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kim; Seiyon.The latest application filed is for "integration methods to fabricate internal spacers for nanowire devices".

Company Profile
48.78.104
  • Kim; Seiyon - Portland OR
  • - Portland OR US
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Multi-height finfet device by selective oxidation
Grant 11,456,372 - Kim , et al. September 27, 2
2022-09-27
Integration Methods To Fabricate Internal Spacers For Nanowire Devices
App 20220262901 - KIM; Seiyon ;   et al.
2022-08-18
Integration method for finfet with tightly controlled multiple fin heights
Grant 11,335,600 - Kim , et al. May 17, 2
2022-05-17
Ferroelectric-capacitor integration using novel multi-metal-level interconnect with replaced dielectric for ultra-dense embedded SRAM in state-of-the-art CMOS technology
Grant 11,322,504 - Avci , et al. May 3, 2
2022-05-03
Multilayer Insulator Stack For Ferroelectric Transistor And Capacitor
App 20220123151 - Avci; Uygar E. ;   et al.
2022-04-21
Integration methods to fabricate internal spacers for nanowire devices
Grant 11,302,777 - Kim , et al. April 12, 2
2022-04-12
Multilayer insulator stack for ferroelectric transistor and capacitor
Grant 11,239,361 - Avci , et al. February 1, 2
2022-02-01
Memory devices based on capacitors with built-in electric field
Grant 11,171,145 - Chang , et al. November 9, 2
2021-11-09
Non-planar semiconductor device having hybrid geometry-based active region
Grant 11,139,400 - Kim , et al. October 5, 2
2021-10-05
Nanowire Transistor Fabrication With Hardmask Layers
App 20210257457 - Sung; Seung Hoon ;   et al.
2021-08-19
Silicon And Silicon Germanium Nanowire Structures
App 20210226006 - Kuhn; Kelin J. ;   et al.
2021-07-22
Nanowire transistor fabrication with hardmask layers
Grant 11,024,714 - Sung , et al. June 1, 2
2021-06-01
Memory field-effect transistors and methods of manufacturing the same
Grant 11,004,868 - Kim , et al. May 11, 2
2021-05-11
Methods of forming doped source/drain contacts and structures formed thereby
Grant 11,004,978 - Glass , et al. May 11, 2
2021-05-11
Silicon and silicon germanium nanowire structures
Grant 10,991,799 - Kuhn , et al. April 27, 2
2021-04-27
Integration Methods To Fabricate Internal Spacers For Nanowire Devices
App 20210050418 - KIM; Seiyon ;   et al.
2021-02-18
Vertical Integration Scheme And Circuit Elements Architecture For Area Scaling Of Semiconductor Devices
App 20210043755 - MEHANDRU; Rishabh ;   et al.
2021-02-11
Nanowire Structures Having Wrap-around Contacts
App 20210036137 - CEA; Stephen M. ;   et al.
2021-02-04
Vertical integration scheme and circuit elements architecture for area scaling of semiconductor devices
Grant 10,847,635 - Mehandru , et al. November 24, 2
2020-11-24
Nanowire structures having wrap-around contacts
Grant 10,840,366 - Cea , et al. November 17, 2
2020-11-17
Integrated thermoelectric cooling
Grant 10,825,752 - Jiang , et al. November 3, 2
2020-11-03
Integration methods to fabricate internal spacers for nanowire devices
Grant 10,804,357 - Kim , et al. October 13, 2
2020-10-13
Field Effect Transistors Having Ferroelectric Or Antiferroelectric Gate Dielectric Structure
App 20200321446 - KIM; Seiyon ;   et al.
2020-10-08
Method to achieve a uniform Group IV material layer in an aspect ratio trapping trench
Grant 10,784,352 - Gardner , et al. Sept
2020-09-22
Nanowire transistor device architectures
Grant 10,770,458 - Mehandru , et al. Sep
2020-09-08
Multilayer Insulator Stack For Ferroelectric Transistor And Capacitor
App 20200235243 - Avci; Uygar E. ;   et al.
2020-07-23
Silicon And Silicon Germanium Nanowire Structures
App 20200227520 - KUHN; Kelin J. ;   et al.
2020-07-16
Ferroelectrics Using Thin Alloy Of Para-electric Materials
App 20200203358 - Avci; Uygar E. ;   et al.
2020-06-25
Non-planar Semiconductor Device Having Hybrid Geometry-based Active Region
App 20200185526 - KIM; Seiyon ;   et al.
2020-06-11
Methods Of Forming Doped Source/drain Contacts And Structures Formed Thereby
App 20200176601 - Glass; Glenn ;   et al.
2020-06-04
Methods of forming self aligned spacers for nanowire device structures
Grant 10,672,868 - Jambunathan , et al.
2020-06-02
Integration Methods To Fabricate Internal Spacers For Nanowire Devices
App 20200152738 - KIM; Seiyon ;   et al.
2020-05-14
Nanowire Structures Having Non-discrete Source And Drain Regions
App 20200152797 - CEA; Stephen M. ;   et al.
2020-05-14
Silicon and silicon germanium nanowire structures
Grant 10,636,871 - Kuhn , et al.
2020-04-28
Non-planar semiconductor device having hybrid geometry-based active region
Grant 10,593,804 - Kim , et al.
2020-03-17
Transistors having ultra thin fin profiles and their methods of fabrication
Grant 10,593,785 - Gardner , et al.
2020-03-17
Non-planar semiconductor device having hybrid geometry-based active region
Grant 10,586,868 - Kim , et al.
2020-03-10
Memory Cell With A Ferroelectric Capacitor Integrated With A Transtor Gate
App 20200075609 - Morris; Daniel H. ;   et al.
2020-03-05
Low band gap semiconductor devices having reduced gate induced drain leakage (GIDL)
Grant 10,580,882 - Dewey , et al.
2020-03-03
Nanowire structures having non-discrete source and drain regions
Grant 10,580,899 - Cea , et al.
2020-03-03
Integration methods to fabricate internal spacers for nanowire devices
Grant 10,580,860 - Kim , et al.
2020-03-03
Methods of forming doped source/drain contacts and structures formed thereby
Grant 10,573,750 - Glass , et al. Feb
2020-02-25
Nanowire Structures Having Wrap-around Contacts
App 20200035818A1 -
2020-01-30
Replacement Metal Cob Integration Process For Embedded Dram
App 20200006346 - AVCI; Uygar ;   et al.
2020-01-02
Ferroelectric-capacitor Integration Using Novel Multi-metal-level Interconnect With Replaced Dielectric For Ultra-dense Embedded
App 20200006352 - AVCI; Uygar ;   et al.
2020-01-02
Antiferroelectric Perovskite Gate Oxide For Transistor Applications
App 20200006516 - MANIPATRUNI; Sasikanth ;   et al.
2020-01-02
Memory Devices Based On Capacitors With Built-in Electric Field
App 20190393232 - CHANG; Sou-Chi ;   et al.
2019-12-26
Reduced leakage transistors with germanium-rich channel regions
Grant 10,516,021 - Glass , et al. Dec
2019-12-24
Memory Field-effect Transistors And Methods Of Manufacturing The Same
App 20190378845 - Kim; Seiyon ;   et al.
2019-12-12
Nanowire structures having wrap-around contacts
Grant 10,483,385 - Cea , et al. Nov
2019-11-19
Semiconductor devices having modulated nanowire counts
Grant 10,424,580 - Cappellani , et al. Sept
2019-09-24
Nanowire Transistor Device Architectures
App 20190279978 - MEHANDRU; RISHABH ;   et al.
2019-09-12
Vertical Integration Scheme And Circuit Elements Architecture For Area Scaling Of Semiconductor Devices
App 20190252525 - MEHANDRU; Rishabh ;   et al.
2019-08-15
Integration Methods To Fabricate Internal Spacers For Nanowire Devices
App 20190214461 - KIM; Seiyon ;   et al.
2019-07-11
Vertical integration scheme and circuit elements architecture for area scaling of semiconductor devices
Grant 10,304,946 - Mehandru , et al.
2019-05-28
Integration methods to fabricate internal spacers for nanowire devices
Grant 10,283,589 - Kim , et al.
2019-05-07
Offstate parasitic leakage reduction for tunneling field effect transistors
Grant 10,249,742 - Le , et al.
2019-04-02
Low Band Gap Semiconductor Devices Having Reduced Gate Induced Drain Leakage (gidl) And Their Methods Of Fabrication
App 20190058053 - DEWEY; Gilbert ;   et al.
2019-02-21
Integration Methods To Fabricate Internal Spacers For Nanowire Devices
App 20190051725 - KIM; Seiyon ;   et al.
2019-02-14
Nanowire Transistor Fabrication With Hardmask Layers
App 20190043948 - Sung; Seung Hoon ;   et al.
2019-02-07
Non-planar Semiconductor Device Having Hybrid Geometry-based Active Region
App 20180358467 - KIM; Seiyon ;   et al.
2018-12-13
Methods Of Forming Self Aligned Spacers For Nanowire Device Structures
App 20180358436 - Jambunathan; Karthik ;   et al.
2018-12-13
Reduced Leakage Transistors With Germanium-rich Channel Regions
App 20180331184 - GLASS; GLENN A. ;   et al.
2018-11-15
Integration methods to fabricate internal spacers for nanowire devices
Grant 10,121,856 - Kim , et al. November 6, 2
2018-11-06
Nanowire transistor fabrication with hardmask layers
Grant 10,121,861 - Sung , et al. November 6, 2
2018-11-06
A Method To Achieve A Uniform Group Iv Material Layer In An Aspect Ratio Trapping Trench
App 20180261498 - GARDNER; Sanaz K. ;   et al.
2018-09-13
Methods Of Forming Doped Source/drain Contacts And Structures Formed Thereby
App 20180261696 - Glass; Glenn ;   et al.
2018-09-13
CMOS nanowire structure
Grant 10,074,573 - Kim , et al. September 11, 2
2018-09-11
Transistors Having Ultra Thin Fin Profiles And Their Methods Of Fabrication
App 20180226496 - GARDNER; Sanaz K. ;   et al.
2018-08-09
Vertical Integration Scheme And Circuit Elements Architecture For Area Scaling Of Semiconductor Devices
App 20180204932 - MEHANDRU; Rishabh ;   et al.
2018-07-19
Semiconductor device with isolated body portion
Grant 10,026,829 - Cappellani , et al. July 17, 2
2018-07-17
Integration Method For Finfet With Tightly Controlled Multiple Fin Heights
App 20180158737 - KIM; Seiyon ;   et al.
2018-06-07
Offstate Parasitic Leakage Reduction For Tunneling Field Effect Transistors
App 20180158933 - LE; Van H. ;   et al.
2018-06-07
Multi-height Finfet Device By Selective Oxidation
App 20180151702 - KIM; Seiyon ;   et al.
2018-05-31
Integration Methods To Fabricate Internal Spacers For Nanowire Devices
App 20180122901 - KIM; Seiyon ;   et al.
2018-05-03
Nanowire-based mechanical switching device
Grant 9,947,805 - Pawashe , et al. April 17, 2
2018-04-17
Internal spacers for nanowire transistors and method of fabrication thereof
Grant 9,935,205 - Kim , et al. April 3, 2
2018-04-03
Magnetic nanomechanical devices for stiction compensation
Grant 9,926,193 - Munoz , et al. March 27, 2
2018-03-27
Uniaxially strained nanowire structure
Grant 9,905,650 - Cea , et al. February 27, 2
2018-02-27
Integration methods to fabricate internal spacers for nanowire devices
Grant 9,893,167 - Kim , et al. February 13, 2
2018-02-13
Molded dielectric fin-based nanostructure
Grant 9,882,053 - Kim , et al. January 30, 2
2018-01-30
Integration methods to fabricate internal spacers for nanowire devices
Grant 9,859,368 - Kim , et al. January 2, 2
2018-01-02
Metal Oxide Metal Field Effect Transistors (momfets)
App 20170358658 - RIOS; Rafael ;   et al.
2017-12-14
Leakage reduction structures for nanowire transistors
Grant 9,825,130 - Kim , et al. November 21, 2
2017-11-21
Nanowire transistor devices and forming techniques
Grant 9,812,524 - Glass , et al. November 7, 2
2017-11-07
Semiconductor Device With Isolated Body Portion
App 20170162676 - CAPPELLANI; Annalisa ;   et al.
2017-06-08
Magnetic Nanomechanical Devices For Stiction Compensation
App 20170158501 - MUNOZ; Jorge A. ;   et al.
2017-06-08
Nanowire Structures Having Non-discrete Source And Drain Regions
App 20170141239 - CEA; Stephen M. ;   et al.
2017-05-18
Cmos Nanowire Structure
App 20170133277 - KIM; Seiyon ;   et al.
2017-05-11
Silicon And Silicon Germanium Nanowire Structures
App 20170133462 - KUHN; Kelin J. ;   et al.
2017-05-11
Nanowire transistor with underlayer etch stops
Grant 9,614,060 - Kim , et al. April 4, 2
2017-04-04
Semiconductor device with isolated body portion
Grant 9,608,059 - Cappellani , et al. March 28, 2
2017-03-28
Silicon and silicon germanium nanowire structures
Grant 9,595,581 - Kuhn , et al. March 14, 2
2017-03-14
CMOS nanowire structure
Grant 9,583,491 - Kim , et al. February 28, 2
2017-02-28
Integration Methods To Fabricate Internal Spacers For Nanowire Devices
App 20170053998 - KIM; Seiyon ;   et al.
2017-02-23
Uniaxially Strained Nanowire Structure
App 20170047405 - Cea; Stephen M. ;   et al.
2017-02-16
Internal Spacers For Nanowire Transistors And Method Of Fabrication Thereof
App 20170047452 - Kim; Seiyon ;   et al.
2017-02-16
Integration Methods To Fabricate Internal Spacers For Nanowire Devices
App 20170047400 - Kim; Seiyon ;   et al.
2017-02-16
Nanowire structures having non-discrete source and drain regions
Grant 9,564,522 - Cea , et al. February 7, 2
2017-02-07
Selective Etching For Gate All Around Architectures
App 20170005176 - SUNG; SEUNG HOON ;   et al.
2017-01-05
Internal spacers for nanowire transistors and method of fabrication thereof
Grant 9,508,796 - Kim , et al. November 29, 2
2016-11-29
Nanowire-based Mechanical Switching Device
App 20160329438 - Pawashe; Chytra ;   et al.
2016-11-10
Uniaxially strained nanowire structure
Grant 9,490,320 - Cea , et al. November 8, 2
2016-11-08
Integration methods to fabricate internal spacers for nanowire devices
Grant 9,484,447 - Kim , et al. November 1, 2
2016-11-01
Nanowire Transistor With Underlayer Etch Stops
App 20160284821 - Kim; Seiyon ;   et al.
2016-09-29
Non-Planar Semiconductor Device Having Hybrid Geometry-Based Active Region
App 20160276484 - KIM; Seiyon ;   et al.
2016-09-22
Nanowire Transistor Devices And Forming Techniques
App 20160260802 - GLASS; GLENN A. ;   et al.
2016-09-08
Internal Spacers For Nanowire Transistors And Method Of Fabrication Thereof
App 20160211322 - KIM; Seiyon ;   et al.
2016-07-21
Nanowire transistor with underlayer etch stops
Grant 9,385,221 - Kim , et al. July 5, 2
2016-07-05
Nanowire-based mechanical switching device
Grant 9,362,074 - Pawashe , et al. June 7, 2
2016-06-07
Nanowire transistor devices and forming techniques
Grant 9,343,559 - Glass , et al. May 17, 2
2016-05-17
Cmos Nanowire Structure
App 20160086951 - Kim; Seiyon ;   et al.
2016-03-24
Uniaxially Strained Nanowire Structure
App 20160079360 - Cea; Stephen M. ;   et al.
2016-03-17
Integrated Thermoelectric Cooling
App 20160027717 - Jang; Lei ;   et al.
2016-01-28
Uniaxially strained nanowire structure
Grant 9,224,808 - Cea , et al. December 29, 2
2015-12-29
CMOS nanowire structure
Grant 9,224,810 - Kim , et al. December 29, 2
2015-12-29
Nanowire Structures Having Non-discrete Source And Drain Regions
App 20150325648 - CEA; Stephen M. ;   et al.
2015-11-12
Silicon And Silicon Germanium Nanowire Structures
App 20150303258 - KUHN; Kelin J. ;   et al.
2015-10-22
Silicon and silicon germanium nanowire structures
Grant 9,129,829 - Kuhn , et al. September 8, 2
2015-09-08
Nanowire Transistor Devices And Forming Techniques
App 20150228772 - GLASS; GLENN A. ;   et al.
2015-08-13
Nanowire Transistor With Underlayer Etch Stops
App 20150221744 - Kim; Seiyon ;   et al.
2015-08-06
Nanowire structures having non-discrete source and drain regions
Grant 9,087,863 - Cea , et al. July 21, 2
2015-07-21
Molded Dielectric Nanostructure
App 20150179786 - Kim; Seiyon ;   et al.
2015-06-25
Nanowire transistor with underlayer etch stops
Grant 9,064,944 - Kim , et al. June 23, 2
2015-06-23
Nanowire Transistor Fabrication With Hardmask Layers
App 20150129830 - Sung; Seung Hoon ;   et al.
2015-05-14
Nanowire transistor devices and forming techniques
Grant 9,012,284 - Glass , et al. April 21, 2
2015-04-21
Silicon And Silicon Germanium Nanowire Structures
App 20140326952 - KUHN; Kelin J. ;   et al.
2014-11-06
Nanowire Transistor With Underlayer Etch Stops
App 20140264280 - Kim; Seiyon ;   et al.
2014-09-18
Leakage Reduction Structures For Nanowire Transistors
App 20140264253 - Kim; Seiyon ;   et al.
2014-09-18
Nanowire-based Mechanical Switching Device
App 20140262707 - Pawashe; Chytra ;   et al.
2014-09-18
Nanowire Structures Having Wrap-around Contacts
App 20140209855 - Cea; Stephen M. ;   et al.
2014-07-31
Cmos Nanowire Structure
App 20140197377 - Kim; Seiyon ;   et al.
2014-07-17
Silicon and silicon germanium nanowire structures
Grant 8,753,942 - Kuhn , et al. June 17, 2
2014-06-17
Uniaxially Strained Nanowire Structure
App 20140131660 - Cea; Stephen M. ;   et al.
2014-05-15
Nanowire Structures Having Non-discrete Source And Drain Regions
App 20140042386 - Cea; Stephen M. ;   et al.
2014-02-13
Integration Methods To Fabricate Internal Spacers For Nanowire Devices
App 20140001441 - Kim; Seiyon ;   et al.
2014-01-02
Semiconductor Device With Isolated Body Portion
App 20130320455 - Cappellani; Annalisa ;   et al.
2013-12-05
Semiconductor Devices Having Modulated Nanowire Counts
App 20130313513 - Cappellani; Annalisa ;   et al.
2013-11-28
Nanowire Transistor Devices And Forming Techniques
App 20130161756 - Glass; Glenn A. ;   et al.
2013-06-27
Silicon And Silicon Germanium Nanowire Structures
App 20120138886 - Kuhn; Kelin J. ;   et al.
2012-06-07
Method of preparing active silicon regions for CMOS or other devices
Grant 7,560,358 - Kim , et al. July 14, 2
2009-07-14
Method Of Preparing Active Silicon Regions For Cmos Or Other Devices
App 20090170279 - Kim; Seiyon ;   et al.
2009-07-02
Gate-assisted silicon-on-insulator on bulk wafer and its application to floating body cell memory and transistors
App 20080090348 - Chang; Peter L. D. ;   et al.
2008-04-17
Schottky gate metallization for semiconductor devices
App 20080023726 - Adesida; Ilesanmi ;   et al.
2008-01-31

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed