loadpatents
name:-0.014186143875122
name:-0.009315013885498
name:-0.0004270076751709
Kim; Je-Don Patent Filings

Kim; Je-Don

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kim; Je-Don.The latest application filed is for "method for manufacturing semiconductor device".

Company Profile
0.11.13
  • Kim; Je-Don - Seoul N/A KR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method for manufacturing a semiconductor device
Grant 9,831,244 - Kim , et al. November 28, 2
2017-11-28
Semiconductor device having high-k film and metal gate
Grant 9,640,534 - Kim , et al. May 2, 2
2017-05-02
Method for manufacturing a semiconductor device
Grant 9,349,731 - Kim , et al. May 24, 2
2016-05-24
Method For Manufacturing Semiconductor Device
App 20160079243 - KIM; JU-YOUN ;   et al.
2016-03-17
Method For Manufacturing A Semiconductor Device
App 20150371989 - KIM; JU-YOUN ;   et al.
2015-12-24
Method for manufacturing semiconductor device
Grant 9,214,349 - Kim , et al. December 15, 2
2015-12-15
Semiconductor device and method for fabricating the same
Grant 9,059,090 - Kim , et al. June 16, 2
2015-06-16
Semiconductor Device And Method For Fabricating The Same
App 20140227868 - KIM; JU-YOUN ;   et al.
2014-08-14
Semiconductor device and method for fabricating the same
Grant 8,772,146 - Kim , et al. July 8, 2
2014-07-08
Method For Manufacturing Semiconductor Device
App 20140103403 - KIM; Ju-Youn ;   et al.
2014-04-17
Method For Manufacturing A Semiconductor Device
App 20140099784 - KIM; Ju-Youn ;   et al.
2014-04-10
Semiconductor Device And Method For Fabricating The Same
App 20140065809 - Kim; Ju-Youn ;   et al.
2014-03-06
High-gain bipolar junction transistor compatible with complementary metal-oxide-semiconductor (CMOS) process and method for fabricating the same
Grant 8,603,873 - Kim December 10, 2
2013-12-10
Methods of Fabricating Integrated Circuit Devices Using Selective Etching Techniques that Account for Etching Distance Variations
App 20110312152 - Kim; Yoon-Hae ;   et al.
2011-12-22
High-gain Bipolar Junction Transistor Compatible With Complementary Metal-oxide-semiconductor (cmos) Process And Method For Fabricating The Same
App 20100317165 - KIM; JE-DON
2010-12-16
High-gain bipolar junction transistor compatible with complementary metal-oxide-semiconductor (CMOS) process and method for fabricating the same
Grant 7,745,882 - Kim June 29, 2
2010-06-29
Multi-finger transistor and method of manufacturing the same
App 20080203444 - Kim; Han-Su ;   et al.
2008-08-28
High-gain bipolar junction transistor compatible with complementary metal-oxide-semiconductor (CMOS) process and method for fabricating the same
App 20060131693 - Kim; Je-Don
2006-06-22

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed