loadpatents
name:-0.027173042297363
name:-0.037039041519165
name:-0.0026469230651855
Kim; Hoki Patent Filings

Kim; Hoki

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kim; Hoki.The latest application filed is for "vertical memory module enabled by fan-out redistribution layer".

Company Profile
2.30.27
  • Kim; Hoki - Santa Clara CA
  • Kim; Hoki - Seongnam-si KR
  • Kim; Hoki - Pleasanton CA
  • Kim; Hoki - Sunnyvale CA US
  • Kim; Hoki - San Ramon CA
  • Kim; Hoki - Hopewell Junction NY
  • Kim; Hoki - Hopwell Junction NY
  • Kim; Hoki - Fishkill NY
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Multi-surface edge pads for vertical mount packages and methods of making package stacks
Grant 10,354,945 - Katkar , et al. July 16, 2
2019-07-16
Dies-on-package devices and methods therefor
Grant 10,354,976 - Tao , et al. July 16, 2
2019-07-16
Package on-package devices with upper RDL of WLPS and methods therefor
Grant 9,991,235 - Tao , et al. June 5, 2
2018-06-05
Package-on-package devices with same level WLP components and methods therefor
Grant 9,991,233 - Tao , et al. June 5, 2
2018-06-05
Package on-package devices with multiple levels and methods therefor
Grant 9,985,007 - Tao , et al. May 29, 2
2018-05-29
Package-on-package devices with WLP components with dual RDLs for surface mount dies and methods therefor
Grant 9,972,609 - Tao , et al. May 15, 2
2018-05-15
Wafer-level packaged components and methods therefor
Grant 9,972,573 - Tao , et al. May 15, 2
2018-05-15
Memory address remapping system, device and method of performing address remapping operation
Grant 9,891,856 - Song , et al. February 13, 2
2018-02-13
Multi-surface edge pads for vertical mount packages and methods of making package stacks
App 20180040544 - Katkar; Rajesh Emeka ;   et al.
2018-02-08
Vertical Memory Module Enabled by Fan-Out Redistribution Layer
App 20180040587 - Tao; Min ;   et al.
2018-02-08
Package-on-Package Devices with Multiple Levels and Methods Therefor
App 20180026018 - Tao; Min ;   et al.
2018-01-25
Package-on-Package Devices with Upper RDL of WLPS and Methods Therefor
App 20180026016 - Tao; Min ;   et al.
2018-01-25
Package-on-Package Devices with Same Level WLP Components and Methods Therefor
App 20180026011 - Tao; Min ;   et al.
2018-01-25
Wafer-Level Packaged Components and Methods Therefor
App 20180025987 - Tao; Min ;   et al.
2018-01-25
Package-on-Package Devices with WLP Components with Dual RDLS for Surface Mount Dies and Methods Therefor
App 20180026019 - Tao; Min ;   et al.
2018-01-25
Dies-on-Package Devices and Methods Therefor
App 20180026017 - Tao; Min ;   et al.
2018-01-25
Enhanced density assembly having microelectronic packages mounted at substantial angle to board
Grant 9,728,524 - Tao , et al. August 8, 2
2017-08-08
Memory Address Remapping System, Device And Method Of Performing Address Remapping Operation
App 20160162217 - SONG; Won-Hyung ;   et al.
2016-06-09
Level shifter circuit optimized for metastability resolution and integrated level shifter and metastability resolution circuit
Grant 8,994,402 - Hwang , et al. March 31, 2
2015-03-31
Single power supply logic level shifter circuit
Grant 8,816,720 - Kim , et al. August 26, 2
2014-08-26
Level Shifter Circuit Optimized for Metastability Resolution and Integrated Level Shifter and Metastability Resolution Circuit
App 20140210516 - Hwang; Changku ;   et al.
2014-07-31
Single Power Supply Logic Level Shifter Circuit
App 20130271181 - Kim; Hoki ;   et al.
2013-10-17
Three dimensional twisted bitline architecture for multi-port memory
Grant 7,885,138 - Kim , et al. February 8, 2
2011-02-08
Electrical antifuse with integrated sensor
Grant 7,714,326 - Kim , et al. May 11, 2
2010-05-11
Dynamic random access memory circuit, design structure and method
Grant 7,668,003 - Barth, Jr. , et al. February 23, 2
2010-02-23
Dynamic Random Access Memory Circuit, Design Structure And Method
App 20090268510 - Barth, JR.; John E. ;   et al.
2009-10-29
Floating body control in SOI DRAM
Grant 7,596,038 - Kim , et al. September 29, 2
2009-09-29
Floating Body Control In Soi Dram
App 20090154258 - Kim; Hoki ;   et al.
2009-06-18
Three Dimensional Twisted Bitline Architecture for Multi-port Memory
App 20090103390 - Kim; Hoki ;   et al.
2009-04-23
Floating body control in SOI DRAM
Grant 7,440,353 - Kim , et al. October 21, 2
2008-10-21
Electrical Antifuse With Integrated Sensor
App 20080217658 - Kim; Deok-kee ;   et al.
2008-09-11
Metal-oxide-semiconductor Field Effect Transistor With An Asymmetric Silicide
App 20080150026 - Kwon; Oh-Jung ;   et al.
2008-06-26
Floating Body Control In Soi Dram
App 20080084774 - Kim; Hoki ;   et al.
2008-04-10
Three dimensional twisted bitline architecture for multi-port memory
Grant 7,286,437 - Kim , et al. October 23, 2
2007-10-23
Three Dimensional Twisted Bitline Architecture for Multi-Port Memory
App 20060285420 - Kim; Hoki ;   et al.
2006-12-21
Single Cycle Refresh Of Multi-port Dynamic Random Access Memory (dram)
App 20060285411 - Kim; Hoki ;   et al.
2006-12-21
Single cycle refresh of multi-port dynamic random access memory (DRAM)
Grant 7,145,829 - Kim , et al. December 5, 2
2006-12-05
DRAM with self-resetting data path for reduced power consumption
Grant 7,136,317 - Hanson , et al. November 14, 2
2006-11-14
Low power manager for standby operation of memory system
Grant 7,046,572 - Hansen , et al. May 16, 2
2006-05-16
Bi-mode sense amplifier with dual utilization of the reference cells and dual precharge scheme for improving data retention
Grant 7,046,565 - Barth, Jr. , et al. May 16, 2
2006-05-16
Low power manager for standby operation of a memory system
Grant 7,023,758 - Hanson , et al. April 4, 2
2006-04-04
Low Power Manager For Standby Operation Of A Memory System
App 20060039226 - Hanson; David R. ;   et al.
2006-02-23
Multi-port memory architecture
Grant 6,990,025 - Kirihata , et al. January 24, 2
2006-01-24
Dynamic random access memory with smart refresh scheduler
Grant 6,954,387 - Kim , et al. October 11, 2
2005-10-11
Cell data margin test with dummy cell
Grant 6,950,353 - Kim , et al. September 27, 2
2005-09-27
Gain cell memory having read cycle interlock
Grant 6,947,348 - Kim , et al. September 20, 2
2005-09-20
System and method for detecting quiescent current in an integrated circuit
Grant 6,891,389 - Walker , et al. May 10, 2
2005-05-10
Multi-port Memory Architecture
App 20050047218 - Kirihata, Toshiaki ;   et al.
2005-03-03
Gain Cell Memory Having Read Cycle Interlock
App 20050024923 - Kim, Hoki ;   et al.
2005-02-03
Dynamic Random Access Memory With Smart Refresh Scheduler
App 20050013185 - Kim, Hoki ;   et al.
2005-01-20
Low power manager for standby operation
App 20040252573 - Hanson, David R. ;   et al.
2004-12-16
Bi-directional Read Write Data Structure And Method For Memory
App 20040240246 - Golz, John W. ;   et al.
2004-12-02
Bi-directional read write data structure and method for memory
Grant 6,816,397 - Golz , et al. November 9, 2
2004-11-09
Structure and method of making three finger folded field effect transistors having shared junctions
Grant 6,768,143 - Fredeman , et al. July 27, 2
2004-07-27

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed