loadpatents
name:-0.028098821640015
name:-0.015851020812988
name:-0.0024268627166748
Kim; Gyu Hyun Patent Filings

Kim; Gyu Hyun

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kim; Gyu Hyun.The latest application filed is for "apparatus for treating substrate and method for treating apparatus".

Company Profile
2.17.24
  • Kim; Gyu Hyun - Daejeon KR
  • Kim; Gyu Hyun - Gyeonggi-do KR
  • Kim; Gyu-Hyun - Ichon-shi KR
  • Kim; Gyu Hyun - Yongin-si KR
  • Kim; Gyu Hyun - Kyoungki-do KR
  • Kim; Gyu Hyun - Seo-gu KR
  • Kim; Gyu Hyun - Seoul KR
  • Kim; Gyu-Hyun - Daejeon-city KR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Apparatus for treating substrate and method for treating apparatus
Grant 11,295,952 - Lee , et al. April 5, 2
2022-04-05
Apparatus For Treating Substrate And Method For Treating Apparatus
App 20200388496 - LEE; Tae Sub ;   et al.
2020-12-10
Semiconductor device including an etching stop layer and method of manufacturing the same
Grant 10,109,794 - Kim , et al. October 23, 2
2018-10-23
Semiconductor Device Including An Etching Stop Layer And Method Of Manufacturing The Same
App 20170294581 - KIM; Gyu Hyun ;   et al.
2017-10-12
Semiconductor device including a resistive memory layer and method of manufacturing the same including the cleaning of byproducts
Grant 9,748,481 - Kim , et al. August 29, 2
2017-08-29
Semiconductor Device Including A Resistive Memory Layer And Method Of Manufacturing The Same
App 20160359111 - KIM; Gyu Hyun ;   et al.
2016-12-08
Semiconductor Integrated Circuit Device Having Variable Resistive Layer And Method Of Manufacturing The Same
App 20150200358 - KANG; Se Hun ;   et al.
2015-07-16
Semiconductor device with buried bit lines
Grant 8,884,366 - Dong , et al. November 11, 2
2014-11-11
Etching composition and method for fabricating semiconductor device using the same
Grant 8,821,752 - Cho , et al. September 2, 2
2014-09-02
Semiconductor Device With Buried Bit Lines
App 20130264623 - DONG; Cha-Deok ;   et al.
2013-10-10
Method of fabricating semiconductor device with buried bit line
Grant 8,470,673 - Dong , et al. June 25, 2
2013-06-25
Etching Composition And Method For Fabricating Semiconductor Device Using The Same
App 20130157427 - Cho; Sung-Hyuk ;   et al.
2013-06-20
Method for fabricating semiconductor device
Grant 8,288,263 - Kim , et al. October 16, 2
2012-10-16
Metal line in semiconductor device
Grant 8,120,113 - Choi , et al. February 21, 2
2012-02-21
Semiconductor Device With Buried Bit Lines And Method For Fabricating The Same
App 20110284942 - DONG; Cha-Deok ;   et al.
2011-11-24
Method For Fabricating Semiconductor Device
App 20110269304 - Kim; Gyu-Hyun ;   et al.
2011-11-03
Methods Of Forming Dual Gate Of Semiconductor Device
App 20110212610 - Kim; Gyu Hyun ;   et al.
2011-09-01
Methods Of Forming Dual Gate Of Semiconductor Device
App 20110212611 - KIM; Gyu Hyun ;   et al.
2011-09-01
Method for forming capacitor of semiconductor device
Grant 7,846,809 - Kim December 7, 2
2010-12-07
Metal Line In Semiconductor Device
App 20100117235 - CHOI; Young-Soo ;   et al.
2010-05-13
Metal line in semiconductor device and method for forming the same
Grant 7,648,904 - Choi , et al. January 19, 2
2010-01-19
Method for forming semiconductor memory capacitor without cell-to-cell bridges
Grant 7,498,267 - Kim , et al. March 3, 2
2009-03-03
Method For Chemical Mechanical Polishing In A Scan Manner Of A Semiconductor Device
App 20080261399 - Choi; Yong Soo ;   et al.
2008-10-23
Method For Forming Capacitor Of Semiconductor Device
App 20080188056 - KIM; Gyu Hyun
2008-08-07
Multi-threshold CMOS latch circuit
Grant 7,391,249 - Lee , et al. June 24, 2
2008-06-24
Multi-bit sigma-delta modulator and digital-to-analog converter with one digital-to-analog capacitor
Grant 7,388,533 - Kim , et al. June 17, 2
2008-06-17
Method For Forming Semiconductor Memory Capacitor Without Cell-to-cell Bridges
App 20080102594 - KIM; Gyu Hyun ;   et al.
2008-05-01
Metal Line In Semiconductor Device And Method For Forming The Same
App 20080079156 - Choi; Young-Soo ;   et al.
2008-04-03
Method For Forming Cyclinder Type Storage Node For Preventing Creation Of Watermarks
App 20080057706 - KIM; Gyu Hyun ;   et al.
2008-03-06
Slurry And Method For Chemical Mechanical Polishing
App 20070264829 - Choi; Yong Soo ;   et al.
2007-11-15
Methods Of Forming Dual Gate Of Semiconductor Device
App 20070148848 - Kim; Gyu Hyun ;   et al.
2007-06-28
Pixel driving circuit with threshold voltage compensation circuit
App 20070126663 - Kim; Gyu Hyun ;   et al.
2007-06-07
Multi-threshold CMOS latch circuit
App 20070126486 - Lee; Dae Woo ;   et al.
2007-06-07
Multi-bit sigma-delta modulator and digital-to-analog converter with one digital-to-analog capacitor
App 20070126615 - Kim; Yi Gyeong ;   et al.
2007-06-07
Multiplying digital to analog converter and multipath pipe line analog to digital converter using the same
Grant 7,116,255 - Lee , et al. October 3, 2
2006-10-03
Method for forming capacitor of semiconductor device
Grant 7,112,506 - Kim , et al. September 26, 2
2006-09-26
Multiplying digital to analog converter and multipath pipe line analog to digital converter using the same
App 20060109154 - Lee; Seung-Chul ;   et al.
2006-05-25
Method for forming capacitor of semiconductor device
App 20050202645 - Kim, Gyu Hyun ;   et al.
2005-09-15
Method for manufacturing semiconductor device
Grant 6,893,914 - Kim , et al. May 17, 2
2005-05-17
Method for manufacturing semiconductor device
App 20040110340 - Kim, Gyu Hyun ;   et al.
2004-06-10

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed