Kim; Dalson Ye Seng

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kim; Dalson Ye Seng.The latest application filed is for "stacked die package for peripheral and center device pad layout device".

Company Profile

0.7.6

Kim; Dalson Ye Seng - Singapore SG

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Stacked die package for peripheral and center device pad layout device Grant 8,269,328 - Kim , et al. September 18, 2	2012-09-18
Stacked Die Package For Peripheral And Center Device Pad Layout Device App 20110062583 - Kim; Dalson Ye Seng ; et al.	2011-03-17
Stacked die package for peripheral and center device pad layout device Grant 7,846,768 - Kim , et al. December 7, 2	2010-12-07
Chip on board leadframe for semiconductor components having area array Grant 7,459,778 - Kim , et al. December 2, 2	2008-12-02
Stacked Die Package For Peripheral And Center Device Pad Layout Device App 20080280396 - Kim; Dalson Ye Seng ; et al.	2008-11-13
Stacked die package for peripheral and center device pad layout device Grant 7,425,463 - Kim , et al. September 16, 2	2008-09-16
Stacked device package for peripheral and center device pad layout device Grant 7,205,656 - Kim , et al. April 17, 2	2007-04-17
Stacked die package for peripheral and center device pad layout device App 20060246622 - Kim; Dalson Ye Seng ; et al.	2006-11-02
Stacked device package for peripheral and center device pad layout device App 20060197206 - Kim; Dalson Ye Seng ; et al.	2006-09-07
Chip on board leadframe for semiconductor components having area array App 20060163702 - Kim; Dalson Ye Seng ; et al.	2006-07-27
Method for fabricating semiconductor component with chip on board leadframe Grant 7,049,173 - Kim , et al. May 23, 2	2006-05-23
Semiconductor component having chip on board leadframe Grant 6,903,449 - Kim , et al. June 7, 2	2005-06-07
Semiconductor component having chip on board leadframe and method of fabrication App 20050023651 - Kim, Dalson Ye Seng ; et al.	2005-02-03

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.