KIM; Chun Keun

Patent Applications and Registrations

Patent applications and USPTO patent grants for KIM; Chun Keun.The latest application filed is for "thin film deposition apparatus mountable with analysis system".

Company Profile

3.6.9

KIM; Chun Keun - Seoul KR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Thin Film Deposition Apparatus Mountable With Analysis System App 20220154339 - KIM; In Soo ; et al.	2022-05-19
Perovskite multilayered structure and manufacturing method thereof Grant 11,189,794 - Kim , et al. November 30, 2	2021-11-30
Method and apparatus for surface planarization of object using light source of specific wavelength and reactive gas Grant 10,964,550 - Kang , et al. March 30, 2	2021-03-30
Perovskite Multilayered Structure And Manufacturing Method Thereof App 20210091309 - Kim; In Soo ; et al.	2021-03-25
Four-or-more-component-based chalcogenide phase-change material and memory device comprising the same Grant 10,700,278 - Jhon , et al.	2020-06-30
Four-or-more-component-based Chalcogenide Phase-change Material And Memory Device Comprising The Same App 20200083445 - JHON; Young Min ; et al.	2020-03-12
Method And Apparatus For Surface Planarization Of Object Using Light Source Of Specific Wavelength And Reactive Gas App 20190333779 - KANG; Gumin ; et al.	2019-10-31
Metal Interconnect Of Semiconductor Device And Method Of Manufacturing The Same App 20130214411 - KIM; Young Hwan ; et al.	2013-08-22
Method for preparing ZnO nanocrystals directly on silicon substrate Grant 7,732,054 - Kim , et al. June 8, 2	2010-06-08
METHOD FOR PREPARING ZnO NANOCRYSTALS DIRECTLY ON SILICON SUBSTRATE App 20080160292 - Kim; Young Hwan ; et al.	2008-07-03
Phase-change RAM containing AIN thermal dissipation layer and TiN electrode Grant 7,307,269 - Kim , et al. December 11, 2	2007-12-11
Fabrication method of self-aligned ferroelectric gate transistor using buffer layer of high etching selectivity Grant 7,151,001 - Kim , et al. December 19, 2	2006-12-19
Phase-change RAM containing AIN thermal dissipation layer and TiN electrode App 20060133174 - Kim; Seong-Il ; et al.	2006-06-22
Fabrication method of self-aligned ferroelectric gate transistor using buffer layer of high etching selectivity App 20050142667 - Kim, Yong-Tae ; et al.	2005-06-30
Driving circuit for non destructive non volatile ferroelectric random access memory App 20020034090 - Kim, Yong Tae ; et al.	2002-03-21

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.