Kim; Byunghee
Patent Applications and Registrations
Patent applications and USPTO patent grants for Kim; Byunghee.The latest application filed is for "display apparatus".
- Kim; Byunghee - Seoul KR
| Patent | Date |
|---|---|
| Display device Grant 11,403,974 - Kim , et al. August 2, 2 | 2022-08-02 |
| Display apparatus Grant 11,236,855 - Lee , et al. February 1, 2 | 2022-02-01 |
| Display Apparatus App 20220010921 - LEE; Jaehun ; et al. | 2022-01-13 |
| Display Device App 20210201714 - KIM; Hoyoung ; et al. | 2021-07-01 |
| Display device Grant 10,769,971 - Kim , et al. Sep | 2020-09-08 |
| Display device Grant 10,748,456 - Pyo , et al. A | 2020-08-18 |
| Display Device App 20200035133 - PYO; Jonggil ; et al. | 2020-01-30 |
| Display Device App 20190371214 - Kim; Hoyoung ; et al. | 2019-12-05 |
| Display device Grant 10,410,549 - Kim , et al. Sept | 2019-09-10 |
| Semiconductor device and method of fabricating the same Grant 10,199,325 - Yim , et al. Fe | 2019-02-05 |
| Method of manufacturing semiconductor device using a plurality of etch stop layers Grant 10,192,782 - Lee , et al. Ja | 2019-01-29 |
| Planarized interlayer dielectric with air gap isolation Grant 10,186,485 - Nguyen , et al. Ja | 2019-01-22 |
| Semiconductor device including air-gap Grant 10,090,381 - Baek , et al. October 2, 2 | 2018-10-02 |
| Planarized Interlayer Dielectric With Air Gap Isolation App 20180174977 - Nguyen; VietHa ; et al. | 2018-06-21 |
| Semiconductor Device And Method Of Fabricating The Same App 20180151490 - YIM; Taejin ; et al. | 2018-05-31 |
| Semiconductor devices Grant 9,972,528 - Nguyen , et al. May 15, 2 | 2018-05-15 |
| Planarized interlayer dielectric with air gap isolation Grant 9,929,099 - Nguyen , et al. March 27, 2 | 2018-03-27 |
| Semiconductor Device Including Air-gap App 20180083099 - BAEK; JONGMIN ; et al. | 2018-03-22 |
| Semiconductor Devices App 20170178949 - Nguyen; VietHa ; et al. | 2017-06-22 |
| Planarized Interlayer Dielectric With Air Gap Isolation App 20170170184 - Nguyen; VietHa ; et al. | 2017-06-15 |
| Method of treating a porous dielectric layer and a method of fabricating a semiconductor device using the same Grant 9,576,848 - Yim , et al. February 21, 2 | 2017-02-21 |
| Method Of Treating A Porous Dielectric Layer And A Method Of Fabricating A Semiconductor Device Using The Same App 20160148837 - Yim; Taejin ; et al. | 2016-05-26 |
| Method Of Manufacturing Semiconductor Device Using A Plurality Of Etch Stop Layers App 20160133512 - LEE; Woojin ; et al. | 2016-05-12 |
| Semiconductor devices and methods of manufacturing the same Grant 8,786,058 - Han , et al. July 22, 2 | 2014-07-22 |
| Semiconductor Devices And Methods Of Manufacturing The Same App 20120112361 - HAN; KYU-HEE ; et al. | 2012-05-10 |
| Semiconductor device including interlayer interconnecting structures and methods of forming the same App 20090026618 - Kim; Hyun-Su ; et al. | 2009-01-29 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 