Killian; Earl A.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Killian; Earl A..The latest application filed is for "alignment and ordering of vector elements for single instruction multiple data processing".

Company Profile

2.34.14

Killian; Earl A. - Los Altos Hills CA
- Los Altos Hills CA US
Killian; Earl A. - Los Altos CA
Killian; Earl A. - Altos Hills CA
Killian; Earl A. - Both of Los Altos CA
Killian; Earl A. - Palo Alto CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Automated processor generation system and method for designing a configurable processor Grant 9,582,278 - Wang , et al. February 28, 2	2017-02-28
System and method of designing instruction extensions to supplement an existing processor instruction set architecture Grant 08924898 -	2014-12-30
System and method of designing instruction extensions to supplement an existing processor instruction set architecture Grant 8,924,898 - Killian , et al. December 30, 2	2014-12-30
System and method of customizing an existing processor design having an existing processor instruction set architecture with instruction extensions Grant 8,875,068 - Killian , et al. October 28, 2	2014-10-28
Automated processor generation system and method for designing a configurable processor Grant 8,161,432 - Wang , et al. April 17, 2	2012-04-17
Providing extended precision in SIMD vector arithmetic operations Grant 8,074,058 - Van Hook , et al. December 6, 2	2011-12-06
Automated processor generation system for designing a configurable processor and method for the same Grant 8,006,204 - Killian , et al. August 23, 2	2011-08-23
Alignment and Ordering of Vector Elements for Single Instruction Multiple Data Processing App 20110055497 - VAN HOOK; Timothy J. ; et al.	2011-03-03
Alignment and ordering of vector elements for single instruction multiple data processing Grant 7,793,077 - Van Hook , et al. September 7, 2	2010-09-07
Providing Extended Precision in SIMD Vector Arithmetic Operations App 20090249039 - Hook; Timothy Van ; et al.	2009-10-01
Automated Processor Generation System And Method For Designing A Configurable Processor App 20090177876 - WANG; Albert Ren-Rui ; et al.	2009-07-09
Automated Processor Generation System And Method For Designing A Configurable Processor App 20090172630 - Wang; Albert Ren-Rui ; et al.	2009-07-02
Providing extended precision in SIMD vector arithmetic operations Grant 7,546,443 - Van Hook , et al. June 9, 2	2009-06-09
Automated processor generation system and method for designing a configurable processor Grant 7,437,700 - Wang , et al. October 14, 2	2008-10-14
System And Method Of Designing Instruction Extensions To Supplement An Existing Processor Instruction Set Architecture App 20080244506 - Killian; Earl A. ; et al.	2008-10-02
System And Method Of Customizing An Existing Processor Design Having An Existing Processor Instruction Set Architecture With Instruction Extensions App 20080244471 - Killian; Earl A. ; et al.	2008-10-02
Vector co-processor for configurable and extensible processor architecture Grant 7,376,812 - Sanghavi , et al. May 20, 2	2008-05-20
Method and apparatus for adding advanced instructions in an extensible processor architecture Grant 7,346,881 - Wang , et al. March 18, 2	2008-03-18
Alignment and ordering of vector elements for single instruction multiple data processing App 20070250683 - Van Hook; Timothy J. ; et al.	2007-10-25
Load/store operation of memory misaligned vector data using alignment register storing realigned data portion for combining with remaining portion Grant 7,219,212 - Sanghavi , et al. May 15, 2	2007-05-15
Alignment and ordering of vector elements for single instruction multiple data processing Grant 7,197,625 - van Hook , et al. March 27, 2	2007-03-27
Method for providing extended precision in SIMD vector arithmetic operations Grant 7,159,100 - van Hook , et al. January 2, 2	2007-01-02
Automated processor generation system for designing a configurable processor and method for the same App 20060259878 - Killian; Earl A. ; et al.	2006-11-16
Providing extended precision in SIMD vector arithmetic operations App 20060129787 - Hook; Timothy van ; et al.	2006-06-15
Automated processor generation system for designing a configurable processor and method for the same App 20060101369 - Wang; Albert Ren-Rui ; et al.	2006-05-11
Automated processor generation system for designing a configurable processor and method for the same Grant 7,036,106 - Wang , et al. April 25, 2	2006-04-25
Automated processor generation system for designing a configurable processor and method for the same Grant 7,020,854 - Killian , et al. March 28, 2	2006-03-28
Method and apparatus for adding advanced instructions in an extensible processor architecture App 20050160402 - Wang, Albert R. ; et al.	2005-07-21
Configurable memory management unit Grant 6,854,046 - Evans , et al. February 8, 2	2005-02-08
Automated processor generation system for designing a configurable processor and method for the same App 20040250231 - Killian, Earl A. ; et al.	2004-12-09
Automated processor generation system for designing a configurable processor and method for the same Grant 6,760,888 - Killian , et al. July 6, 2	2004-07-06
Automated processor generation system for designing a configurable processor and method for the same App 20030208723 - Killian, Earl A. ; et al.	2003-11-06
Adding Complex Instruction Extensions Defined In A Standardized Language To A Microprocessor Design To Produce A Configurable Definition Of A Target Instruction Set, And Hdl Description Of Circuitry Necessary To Implement The Instruction Set, And Development And Verification Tools For The Instructio Grant 6,477,697 - Killian , et al. November 5, 2	2002-11-05
Automated processor generation system for designing a configurable processor and method for the same Grant 6,477,683 - Killian , et al. November 5, 2	2002-11-05
Method For Providing Extended Precision In Simd Vector Arithmetic Operations App 20020062436 - VAN HOOK, TIMOTHY J. ; et al.	2002-05-23
High data density RISC processor Grant 6,282,633 - Killian , et al. August 28, 2	2001-08-28
Alignment and ordering of vector elements for single instruction multiple data processing Grant 6,266,758 - van Hook , et al. July 24, 2	2001-07-24
Instruction prediction based on filtering Grant 6,092,187 - Killian July 18, 2	2000-07-18
Alignment and ordering of vector elements for single instruction multiple data processing Grant 5,933,650 - van Hook , et al. August 3, 1	1999-08-03
Method for providing extended precision in SIMD vector arithmetic operations Grant 5,864,703 - van Hook , et al. January 26, 1	1999-01-26
TLB with two physical pages per virtual tag Grant 5,574,877 - Dixit , et al. November 12, 1	1996-11-12
System and method for obtaining correct byte addresses by using logical operations on 2 least significant bits of byte address to facilitate compatibility between computer architectures having different memory orders Grant 5,572,713 - Weber , et al. November 5, 1	1996-11-05
Hybrid cache having physical-cache and virtual-cache characteristics and method for accessing same Grant 5,479,630 - Killian December 26, 1	1995-12-26
Backward-compatible computer architecture with extended word size and address space Grant 5,420,992 - Killian , et al. May 30, 1	1995-05-30
System for obtaining correct byte addresses by XOR-ING 2 LSB bits of byte address with binary 3 to facilitate compatibility between computer architecture having different memory orders Grant 5,398,328 - Weber , et al. March 14, 1	1995-03-14
Processor controlled interface with instruction streaming Grant 5,027,270 - Riordan , et al. June 25, 1	1991-06-25

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.