Kijima; Takehiko
Patent Applications and Registrations
Patent applications and USPTO patent grants for Kijima; Takehiko.The latest application filed is for "semiconductor device and a method of manufacturing the same".
- Kijima; Takehiko - Tokyo JP
- Kijima; Takehiko - Fussa JP
| Patent | Date |
|---|---|
| Semiconductor device with suppressed crystal defects in active areas Grant 8,035,169 - Ishida , et al. October 11, 2 | 2011-10-11 |
| Semiconductor memory cells with shared p-type well Grant 7,710,764 - Osada , et al. May 4, 2 | 2010-05-04 |
| Semiconductor Device And A Method Of Manufacturing The Same App 20090134467 - ISHIDA; Hiroshi ; et al. | 2009-05-28 |
| Semiconductor integrated circuit with memory redundancy circuit App 20070286001 - Osada; Kenichi ; et al. | 2007-12-13 |
| Semiconductor integrated circuit with memory redundancy circuit Grant 7,219,272 - Osada , et al. May 15, 2 | 2007-05-15 |
| Semiconductor integrated circuit with memory redundancy circuit App 20030008446 - Osada, Kenichi ; et al. | 2003-01-09 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 