| Patent | Date |
|---|
Quantization of neural network parameters
Grant 11,138,505 - Kibune , et al. October 5, 2 | 2021-10-05 |
Model Ensemble Generation
App 20190197395 - KIBUNE; Masaya ; et al. | 2019-06-27 |
Quantization Of Neural Network Parameters
App 20190197408 - KIBUNE; Masaya ; et al. | 2019-06-27 |
Measuring Delay Line Linearity Characteristics
App 20170359153 - USUI; Daisuke ; et al. | 2017-12-14 |
A/D converter and A/D converter calibrating method
Grant 9,509,327 - Kibune , et al. November 29, 2 | 2016-11-29 |
A/d Converter And A/d Converter Calibrating Method
App 20160173114 - KIBUNE; Masaya ; et al. | 2016-06-16 |
Receiver circuit and receiving method
Grant 9,118,451 - Kibune , et al. August 25, 2 | 2015-08-25 |
Receiver Circuit And Receiving Method
App 20140376675 - KIBUNE; Masaya ; et al. | 2014-12-25 |
Duty ratio correction circuit, double-edged device, and method of correcting duty ratio
Grant 8,797,076 - Kibune August 5, 2 | 2014-08-05 |
Signal transmission method, transmission circuit and apparatus
Grant 8,798,568 - Kibune August 5, 2 | 2014-08-05 |
Receiver circuit, method of adjusting offset, and transmission/reception system
Grant 8,634,454 - Kibune , et al. January 21, 2 | 2014-01-21 |
Duty Ratio Correction Circuit, Double-edged Device, And Method Of Correcting Duty Ratio
App 20130328602 - KIBUNE; Masaya | 2013-12-12 |
Phase-combining Circuit And Timing Signal Generator Circuit For Carrying Out A High-speed Signal Transmission
App 20130314142 - TAMURA; Hirotaka ; et al. | 2013-11-28 |
Reception circuit, reception method, and signal transfer system
Grant 8,588,359 - Kibune November 19, 2 | 2013-11-19 |
Receiver
Grant 8,320,503 - Tamura , et al. November 27, 2 | 2012-11-27 |
Integrated circuit including bypass signal path
Grant 8,319,542 - Tamura , et al. November 27, 2 | 2012-11-27 |
Receiving circuit and sampling clock control method
Grant 8,299,948 - Shibasaki , et al. October 30, 2 | 2012-10-30 |
Clock generation circuit and system
Grant 8,238,504 - Tomita , et al. August 7, 2 | 2012-08-07 |
Reception circuit, method of creating AD converter conversion table of reception circuit, and signal transfer system
Grant 8,031,091 - Kibune October 4, 2 | 2011-10-04 |
Receiving Circuit And Sampling Clock Control Method
App 20110221491 - SHIBASAKI; Takayuki ; et al. | 2011-09-15 |
Phase-combining circuit and timing signal generator circuit for carrying out a high-speed signal transmission
App 20110221506 - Tamura; Hirotaka ; et al. | 2011-09-15 |
Data recovery circuit, data recovery method and data receiving apparatus
Grant 7,973,691 - Yamaguchi , et al. July 5, 2 | 2011-07-05 |
AD converter, data receiver and data reception method
Grant 7,936,296 - Kibune , et al. May 3, 2 | 2011-05-03 |
Receiver Circuit, Method Of Adjusting Offset, And Transmission/reception System
App 20110002374 - KIBUNE; Masaya ; et al. | 2011-01-06 |
Input and output circuit apparatus
Grant 7,859,300 - Kibune December 28, 2 | 2010-12-28 |
Receiver
App 20100246734 - TAMURA; Hirotaka ; et al. | 2010-09-30 |
Reception Circuit, Reception Method, And Signal Transfer System
App 20100226421 - KIBUNE; Masaya | 2010-09-09 |
Clock Generation Circuit And System
App 20100202578 - TOMITA; Yasumoto ; et al. | 2010-08-12 |
Reception Circuit, Method Of Creating Ad Converter Conversion Table Of Reception Circuit, And Signal Transfer System
App 20100194611 - KIBUNE; Masaya | 2010-08-05 |
Data Recovery Circuit, Data Recovery Method And Data Receiving Apparatus
App 20100127906 - YAMAGUCHI; Hisakatsu ; et al. | 2010-05-27 |
Signal Transmission Method, Transmission And/or Reception Circuit And Apparatus
App 20100039188 - KIBUNE; Masaya | 2010-02-18 |
Integrated Circuit
App 20100019827 - Tamura; Hirotaka ; et al. | 2010-01-28 |
Ad Converter, Data Receiver And Data Reception Method
App 20100014607 - Kibune; Masaya ; et al. | 2010-01-21 |
Integrated Circuit Chip And Circuit Network
App 20100011265 - Tamura; Hirotaka ; et al. | 2010-01-14 |
Input And Output Circuit Apparatus
App 20090302922 - KIBUNE; Masaya | 2009-12-10 |
Clock buffer
Grant 7,598,780 - Kibune October 6, 2 | 2009-10-06 |
Phase-combining circuit and timing signal generator circuit for carrying out a high-speed signal transmission
App 20090179674 - Tamura; Hirotaka ; et al. | 2009-07-16 |
Receiver circuit comprising equalizer
Grant 7,508,892 - Kibune , et al. March 24, 2 | 2009-03-24 |
Clock buffer
App 20070273413 - Kibune; Masaya | 2007-11-29 |
Timing signal generating system and receiving circuit for transmitting signals at high speed with less circuitry
Grant 7,283,601 - Tamura , et al. October 16, 2 | 2007-10-16 |
Output circuit device for clock signal distribution in high-speed signal transmission
Grant 6,963,237 - Tamura , et al. November 8, 2 | 2005-11-08 |
Receiver circuit comprising equalizer
App 20050226355 - Kibune, Masaya ; et al. | 2005-10-13 |
Output circuit device for clock signal distribution in high-speed signal transmission
App 20050035789 - Tamura, Hirotaka ; et al. | 2005-02-17 |
Output circuit device for clock signal distribution in high-speed signal transmission
Grant 6,812,777 - Tamura , et al. November 2, 2 | 2004-11-02 |
Output circuit device for clock signal distribution in high-speed signal transmission
App 20030222705 - Tamura, Hirotaka ; et al. | 2003-12-04 |
Timing signal generating system and receiving circuit for transmitting signals at high speed with less circuitry
App 20020196889 - Tamura, Hirotaka ; et al. | 2002-12-26 |
| 