loadpatents
name:-0.013893842697144
name:-0.0031259059906006
name:-0.00095891952514648
Khaderbad; Mrunal Abhijith Patent Filings

Khaderbad; Mrunal Abhijith

Patent Applications and Registrations

Patent applications and USPTO patent grants for Khaderbad; Mrunal Abhijith.The latest application filed is for "contact structures in semiconductor devices".

Company Profile
0.2.11
  • Khaderbad; Mrunal Abhijith - Hsinchu City TW
  • Khaderbad; Mrunal Abhijith - Hsinchu TW
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Contact Structures in Semiconductor Devices
App 20220310800 - Khaderbad; Mrunal Abhijith ;   et al.
2022-09-29
Semiconductor devices including two-dimensional material and methods of fabrication thereof
Grant 11,450,666 - Khaderbad , et al. September 20, 2
2022-09-20
Low Thermal Budget Dielectric For Semiconductor Devices
App 20220293458 - Khaderbad; Mrunal Abhijith ;   et al.
2022-09-15
2D Channel Transistors with Low Contact Resistance
App 20220293736 - Khaderbad; Mrunal Abhijith ;   et al.
2022-09-15
Graphene Wrap-around Contact
App 20220285515 - KHADERBAD; Mrunal Abhijith ;   et al.
2022-09-08
Graphene Layer For Low Resistance Contacts And Damascene Interconnects
App 20220285221 - Khaderbad; Mrunal Abhijith ;   et al.
2022-09-08
Semiconductor Devices Including Two-dimensional Material And Methods Of Fabrication Thereof
App 20220165732 - Khaderbad; Mrunal Abhijith ;   et al.
2022-05-26
Isolation Layers For Stacked Transistor Structures
App 20220157936 - KHADERBAD; Mrunal Abhijith ;   et al.
2022-05-19
Self-aligned Barrier For Metal Vias
App 20220139773 - WANG; Sung-Li ;   et al.
2022-05-05
Method for making self-aligned barrier for metal vias In-Situ during a metal halide pre-clean and associated interconnect structure
Grant 11,227,794 - Wang , et al. January 18, 2
2022-01-18
Dual Channel Structure
App 20210305372 - Khaderbad; Mrunal Abhijith ;   et al.
2021-09-30
Fin Field Effect Transistor Device Structure And Method For Forming The Same
App 20210226057 - CHU; Chia-Hung ;   et al.
2021-07-22
Method For Making Self-aligned Barrier For Metal Vias
App 20210193511 - WANG; Sung-Li ;   et al.
2021-06-24

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed