loadpatents
name:-0.0003359317779541
name:-0.1036958694458
name:-0.00062704086303711
Keyser, III; Frank Ray Patent Filings

Keyser, III; Frank Ray

Patent Applications and Registrations

Patent applications and USPTO patent grants for Keyser, III; Frank Ray.The latest application filed is for "field programmable memory array".

Company Profile
0.15.0
  • Keyser, III; Frank Ray - Colchester VT
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Field programmable memory array
Grant 6,233,191 - Gould , et al. May 15, 2
2001-05-15
Programmable address decoder for field programmable memory array
Grant 6,130,854 - Gould , et al. October 10, 2
2000-10-10
Method of operating a field programmable memory array with a field programmable gate array
Grant 6,118,707 - Gould , et al. September 12, 2
2000-09-12
Field programmable memory array
Grant 6,075,745 - Gould , et al. June 13, 2
2000-06-13
Programmable bit line drive modes for memory arrays
Grant 6,044,031 - Iadanza , et al. March 28, 2
2000-03-28
Memory cells for field programmable memory array
Grant 6,038,192 - Clinton , et al. March 14, 2
2000-03-14
Selective connectivity between memory sub-arrays and a hierarchical bit line structure in a memory array
Grant 6,023,421 - Clinton , et al. February 8, 2
2000-02-08
Testable programmable gate array and associated LSSD/deterministic test methodology
Grant 6,021,513 - Beebe , et al. February 1, 2
2000-02-01
Field programmable memory array
Grant 5,949,719 - Clinton , et al. September 7, 1
1999-09-07
Method and system for layout and schematic generation for heterogeneous arrays
Grant 5,910,733 - Bertolet , et al. June 8, 1
1999-06-08
Testable programmable gate array and associated LSSD/deterministic test methodology
Grant 5,867,507 - Beebe , et al. February 2, 1
1999-02-02
System for implementing write, initialization, and reset in a memory array using a single cell write port
Grant 5,802,003 - Iadanza , et al. September 1, 1
1998-09-01
Method and system for programming a gate array using a compressed configuration bit stream
Grant 5,745,734 - Craft , et al. April 28, 1
1998-04-28
Programmable array interconnect latch
Grant 5,732,246 - Gould , et al. March 24, 1
1998-03-24
Programmable array clock/reset resource
Grant 5,652,529 - Gould , et al. July 29, 1
1997-07-29

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed