Kerber; George L.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kerber; George L..The latest application filed is for "method for producing substantially planar films".

Company Profile

0.14.5

Kerber; George L. - San Diego CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Self-aligned junction passivation for superconductor integrated circuit Grant 7,105,853 - Kerber September 12, 2	2006-09-12
Self-aligned junction passivation for superconductor integrated circuit Grant 7,060,508 - Kerber June 13, 2	2006-06-13
Method for producing substantially planar films App 20050267000 - Kerber, George L.	2005-12-01
Self-aligned junction passivation for superconductor integrated circuit App 20040183065 - Kerber, George L.	2004-09-23
Capacitor for signal propagation across ground plane boundaries in superconductor integrated circuits Grant 6,777,808 - Herr , et al. August 17, 2	2004-08-17
Self-aligned junction passivation for superconductor integrated circuit App 20040155237 - Kerber, George L.	2004-08-12
Capacitor for signal propagation across ground plane boundaries in superconductor integrated circuits App 20030183935 - Herr, Quentin P. ; et al.	2003-10-02
Capacitor for signal propagation across ground plane boundaries in superconductor integrated circuits Grant 6,518,673 - Herr , et al. February 11, 2	2003-02-11
Capacitor For Signal Propagation Across Ground Plane Boundaries In Superconductor Integrated Circuits App 20020190381 - Herr, Quentin P. ; et al.	2002-12-19
Method for fabricating a microelectronic integrated circuit with improved step coverage Grant 6,420,251 - Elmadjian , et al. July 16, 2	2002-07-16
Process for reducing surface roughness of superconductor integrated circuit having a ground plane of niobium nitride of improved smoothness Grant 6,110,392 - Kerber , et al. August 29, 2	2000-08-29
Low inductance superconductive integrated circuit and method of fabricating the same Grant 5,962,865 - Kerber , et al. October 5, 1	1999-10-05
Low inductance superconductive integrated circuit Grant 5,897,367 - Kerber , et al. April 27, 1	1999-04-27
High accuracy direct reading capacitance-to-voltage converter Grant 4,806,846 - Kerber February 21, 1	1989-02-21
Method and article for a nearly zero temperature coefficient pressure transducer Grant 4,772,983 - Kerber , et al. September 20, 1	1988-09-20
Capacitance pressure transducer and method of fabrication therefor Grant 4,538,466 - Kerber September 3, 1	1985-09-03
Combination low inductance fuse and electromagnetic noise filter Grant 4,462,012 - Kerber , et al. July 24, 1	1984-07-24
Optical lithographic technique for fabricating submicron-sized Josephson microbridges Grant 4,414,738 - Jelks , et al. November 15, 1	1983-11-15
Fabrication of submicron-wide lines with shadow depositions Grant 4,409,262 - Jelks , et al. October 11, 1	1983-10-11

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.