Kennard; Mark

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kennard; Mark.The latest application filed is for "method for manufacturing a thick eptaxial layer of gallium nitride on a silicon or similar substrate and layer obtained using said method".

Company Profile

0.10.9

Kennard; Mark - Crolles N/A FR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method for manufacturing a thick epitaxial layer of gallium nitride on a silicon or similar substrate and layer obtained using said method Grant 9,093,271 - Schenk , et al. July 28, 2	2015-07-28
Method For Manufacturing A Thick Eptaxial Layer Of Gallium Nitride On A Silicon Or Similar Substrate And Layer Obtained Using Said Method App 20140327013 - Schenk; David ; et al.	2014-11-06
Method for manufacturing a heterostructure aiming at reducing the tensile stress condition of a donor substrate Grant 8,778,777 - Kennard July 15, 2	2014-07-15
Method For Manufacturing A Heterostructure Aiming At Reducing The Tensile Stress Condition Of The Donor Substrate App 20120100690 - Kennard; Mark	2012-04-26
Preparing a Surface of a Sapphire Substrate for Fabricating Heterostructures App 20120015497 - Gaudin; Gweltaz ; et al.	2012-01-19
Semiconductor heterostructure and method for forming same Grant 8,084,784 - Figuet , et al. December 27, 2	2011-12-27
Strained layers within semiconductor buffer structures Grant 7,825,401 - Cody , et al. November 2, 2	2010-11-02
Semiconductor Heterostructure And Method For Forming Same App 20100264463 - Figuet; Christophe ; et al.	2010-10-21
Semiconductor heterostructure and method for forming same Grant 7,772,127 - Figuet , et al. August 10, 2	2010-08-10
Strained Layers Within Semiconductor Buffer Structures App 20100006893 - Cody; Nyles W. ; et al.	2010-01-14
Strained layers within semiconductor buffer structures Grant 7,608,526 - Cody , et al. October 27, 2	2009-10-27
Method of manufacturing a wafer Grant 7,572,331 - Bourdelle , et al. August 11, 2	2009-08-11
Method of manufacturing a wafer Grant 7,407,548 - Bourdelle , et al. August 5, 2	2008-08-05
Strained layers within semiconductor buffer structures App 20080017952 - Cody; Nyles W. ; et al.	2008-01-24
Semiconductor heterostructure and method for forming same App 20070051975 - Figuet; Christophe ; et al.	2007-03-08
Method of manufacturing a wafer App 20070000435 - Bourdelle; Konstantin ; et al.	2007-01-04

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.