Keller; Jan

Patent Applications and Registrations

Patent applications and USPTO patent grants for Keller; Jan.The latest application filed is for "method for patch placement and articles produced".

Company Profile

2.6.9

Keller; Jan - Ulm DE
Keller; Jan - Lappersdorf DE
Keller; Jan - Visp CH
Keller; Jan - Fontainebleau FR
Keller; Jan - Voorburg NL

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method for patch placement and articles produced Grant 10,463,113 - Manz , et al. No	2019-11-05
Control unit having a sacrificial structure Grant 10,206,275 - Keller , et al. Feb	2019-02-12
Method For Patch Placement And Articles Produced App 20170188664 - MANZ; Gerd Rainer ; et al.	2017-07-06
High current-carrying printed circuit board and method for producing said printed circuit board Grant 9,456,491 - Peck , et al. September 27, 2	2016-09-27
Control Unit Having A Sacrificial Structure App 20140328029 - Keller; Jan ; et al.	2014-11-06
High Current-carrying Printed Circuit Board And Method For Producing Said Printed Circuit Board App 20140124248 - Peck; Stefan ; et al.	2014-05-08
Process for the preparation of ethanedinitrile Grant 8,088,351 - Klegraf , et al. January 3, 2	2012-01-03
Process For The Preparation Of Ethanedinitrile App 20110171102 - Klegraf; Ellen ; et al.	2011-07-14
Integrated circuit, method of reading data stored within a memory device of an integrated circuit, method of writing data into a memory device of an integrated circuit, memory module, and computer program Grant 7,830,709 - Keller November 9, 2	2010-11-09
Resistance Control In Conductive Bridging Memories App 20090196088 - Dittrich; Rok ; et al.	2009-08-06
Integrated Circuit, Method of Operating an Integrated Circuit, Memory Cell Array, and Memory Module App 20080273370 - Keller; Jan ; et al.	2008-11-06
Method of testing an integrated circuit, method of determining defect resistivity changing cells, testing device, and computer program adapted to perform a method for testing an integrated circuit App 20080198674 - Keller; Jan	2008-08-21
Integrated circuit, method of reading data stored within a memory device of an integrated circuit, method of writing data into a memory device of an integrated circuit, memory module, and computer program App 20080198655 - Keller; Jan	2008-08-21

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.