loadpatents
Patent applications and USPTO patent grants for Keida; Haruo.The latest application filed is for "data processor in which external sync signal may be selectively inhibited".
Patent | Date |
---|---|
Data processor in which external sync signal may be selectively inhibited Grant 5,497,482 - Keida , et al. March 5, 1 | 1996-03-05 |
Data processor Grant 5,247,521 - Akao , et al. September 21, 1 | 1993-09-21 |
Semiconductor integrated circuit device with test mode for testing CPU using external signal Grant 5,228,139 - Miwa , et al. July 13, 1 | 1993-07-13 |
Data processor in which external sync signal may be selectively inhibited Grant 5,179,694 - Keida , et al. * January 12, 1 | 1993-01-12 |
Data processor Grant 4,989,208 - Akao , et al. January 29, 1 | 1991-01-29 |
Microcomputer with synchronized data transfer Grant 4,975,593 - Kurakazu , et al. December 4, 1 | 1990-12-04 |
MISFET switching circuit for a high withstand voltage Grant 3,991,326 - Kawagoe , et al. November 9, 1 | 1976-11-09 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.