Patent | Date |
---|
Method of actively tagging electronic designs and intellectual property cores Grant 8,063,739 - Kean November 22, 2 | 2011-11-22 |
Method of Actively Tagging Electronic Designs and Intellectual Property Cores App 20110210829 - Kean; Thomas A. | 2011-09-01 |
Method for Protecting Intellectual Property Cores on Field Programmable Gate Array App 20080270805 - Kean; Thomas A. | 2008-10-30 |
Thermal Active Tag for Electronic Designs and Intellectual Property Cores App 20080136641 - Kean; Thomas A. | 2008-06-12 |
Method of Actively Tagging Electronic Designs and Intellectual Property Cores App 20080061980 - Kean; Thomas A. | 2008-03-13 |
Method and Apparatus for Secure Configuration of a Field Programmable Gate Array App 20070288765 - Kean; Thomas A. | 2007-12-13 |
Method of using a mask programmed key to securely configure a field programmable gate array Grant 7,240,218 - Kean July 3, 2 | 2007-07-03 |
Method and apparatus for secure configuration of a field programmable gate array Grant 7,203,842 - Kean April 10, 2 | 2007-04-10 |
Method of protecting intellectual property cores on field programmable gate array App 20020199110 - Kean, Thomas A. | 2002-12-26 |
Method of using a mask programmed key to securely configure a field programmable gate array App 20010037458 - Kean, Thomas A. | 2001-11-01 |
Configurable cellular array Grant 6,292,018 - Kean September 18, 2 | 2001-09-18 |
Method and apparatus for secure configuration of a field programmable gate array App 20010015919 - Kean, Thomas A. | 2001-08-23 |
Programmable switch for FPGA input/output signals Grant RE37,195 - Kean May 29, 2 | 2001-05-29 |
Hierarchically connectable configurable cellular array Grant 5,861,761 - Kean January 19, 1 | 1999-01-19 |
Embedded memory for field programmable gate array Grant 5,801,547 - Kean September 1, 1 | 1998-09-01 |
Match register with duplicate decoders Grant 5,798,656 - Kean August 25, 1 | 1998-08-25 |
FPGA with parallel and serial user interfaces Grant 5,737,235 - Kean , et al. April 7, 1 | 1998-04-07 |
Programmable switch for FPGA input/output signals Grant 5,705,938 - Kean January 6, 1 | 1998-01-06 |
Routing resources for hierarchical FPGA Grant 5,701,091 - Kean December 23, 1 | 1997-12-23 |
High speed mask register for a configurable cellular array Grant 5,670,897 - Kean September 23, 1 | 1997-09-23 |
Register protection structure for FPGA Grant 5,600,597 - Kean , et al. February 4, 1 | 1997-02-04 |
Mask registor for a configurable cellular array Grant 5,552,722 - Kean September 3, 1 | 1996-09-03 |
Register with duplicate decoders for configurable cellular array Grant 5,528,176 - Kean June 18, 1 | 1996-06-18 |
Wildcard addressing structure for configurable cellular array Grant 5,500,609 - Kean March 19, 1 | 1996-03-19 |
Configurable cellular array Grant 5,491,353 - Kean February 13, 1 | 1996-02-13 |
Hierarchically connectable configurable cellular array Grant 5,469,003 - Kean November 21, 1 | 1995-11-21 |
Configurable cellular array Grant 5,243,238 - Kean September 7, 1 | 1993-09-07 |