loadpatents
name:-0.029232025146484
name:-0.025312900543213
name:-0.00057721138000488
KAWAMURA; Shoichi Patent Filings

KAWAMURA; Shoichi

Patent Applications and Registrations

Patent applications and USPTO patent grants for KAWAMURA; Shoichi.The latest application filed is for "light radiating device".

Company Profile
0.21.15
  • KAWAMURA; Shoichi - Machida-shi Tokyo
  • Kawamura; Shoichi - Yokohama N/A JP
  • Kawamura; Shoichi - Yokohama-shi JP
  • Kawamura; Shoichi - Yokohama City JP
  • Kawamura; Shoichi - Kawasaki JP
  • Kawamura; Shoichi - Sunnyvale CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Light Radiating Device
App 20210259771 - SHIMIZU; Kazuo ;   et al.
2021-08-26
Nonvolatile semiconductor memory device and method of operating a nonvolatile memory device
Grant 8,605,512 - Kawamura , et al. December 10, 2
2013-12-10
Nonvolatile memory devices and related methods and systems
Grant 8,477,524 - Kawamura July 2, 2
2013-07-02
Non-volatile Semiconductor Memory Device Related Method Of Operation
App 20130159610 - Kawamura; Shoichi
2013-06-20
Erase method and non-volatile semiconductor memory
Grant 8,264,891 - Kawamura September 11, 2
2012-09-11
Nonvolatile Semiconductor Memory Device And Method Of Operating A Nonvolatile Memory Device
App 20120155180 - Kawamura; Shoichi ;   et al.
2012-06-21
Nonvolatile memory device
Grant 8,040,730 - Takehara , et al. October 18, 2
2011-10-18
Nonvolatile Memory Devices and Related Methods and Systems
App 20110157960 - Kawamura; Shoichi
2011-06-30
Non-volatile semiconductor memory device and memory system including the same
Grant 7,872,917 - Kawamura January 18, 2
2011-01-18
Nonvolatile Memory Device
App 20100135081 - Kawamura; Shoichi ;   et al.
2010-06-03
Erase Method And Non-volatile Semiconductor Memory
App 20100034026 - Kawamura; Shoichi
2010-02-11
Non-volatile Semiconductor Memory Device And Memory System Including The Same
App 20090180319 - KAWAMURA; Shoichi
2009-07-16
Nonvolatile semiconductor memory device having a management memory capable of suppressing bitline interference during a read operation
Grant 7,499,318 - Kido , et al. March 3, 2
2009-03-03
Nonvolatile semiconductor memory device
App 20070140015 - Kawamura; Shoichi
2007-06-21
Nonvolatile Semiconductor Memory Device
App 20070139990 - Kido; Kazunari ;   et al.
2007-06-21
AC sensing method memory circuit
Grant 6,925,005 - Kawamura , et al. August 2, 2
2005-08-02
Nonvolatile semiconductor memory device, nonvolatile semiconductor memory device-integrated system, and defective block detecting method
Grant 6,826,081 - Nagashima , et al. November 30, 2
2004-11-30
Nonvolatile multilevel cell memory
Grant 6,747,894 - Kawamura June 8, 2
2004-06-08
Semiconductor memory
Grant 6,738,288 - Kawamura , et al. May 18, 2
2004-05-18
AC sensing method memory circuit
App 20040088470 - Kawamura, Shoichi ;   et al.
2004-05-06
Read disturb alleviated flash memory
Grant 6,707,714 - Kawamura March 16, 2
2004-03-16
Nonvolatile semiconductor memory device, nonvolatile semiconductor memory device-integrated system, and defective block detecting method
App 20040042280 - Nagashima, Hirokazu ;   et al.
2004-03-04
Semiconductor memory
App 20040001356 - Kawamura, Shoichi ;   et al.
2004-01-01
Multiple-bit non-volatile memory utilizing non-conductive charge trapping gate
Grant 6,670,669 - Kawamura December 30, 2
2003-12-30
Nonvolatile multilevel cell memory
App 20030169621 - Kawamura, Shoichi
2003-09-11
Nonvolatile memory circuit for recording multiple bit information
Grant 6,614,686 - Kawamura September 2, 2
2003-09-02
Read disturb alleviated flash memory
App 20030137873 - Kawamura, Shoichi
2003-07-24
Semiconductor memory and method of driving semiconductor memory
App 20030016560 - Kawamura, Shoichi
2003-01-23
NAND type nonvolatile memory with improved erase-verify operations
Grant 6,288,944 - Kawamura September 11, 2
2001-09-11
Nonvolatile semiconductor memory for preventing unauthorized copying
Grant 6,266,271 - Kawamura July 24, 2
2001-07-24
Dual source side polysilicon select gate structure and programming method utilizing single tunnel oxide for NAND array flash memory
Grant 5,999,452 - Chen , et al. December 7, 1
1999-12-07
Dual source side polysilicon select gate structure utilizing single tunnel oxide for NAND array flash memory
Grant 5,912,489 - Chen , et al. June 15, 1
1999-06-15
High voltage NMOS pass gate for integrated circuit with high voltage generator and flash non-volatile memory device having the pass gate
Grant 5,852,576 - Le , et al. December 22, 1
1998-12-22
High voltage NMOS pass gate for integrated circuit with high voltage generator
Grant 5,801,579 - Le , et al. September 1, 1
1998-09-01

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed