KASAI; Naoki

Patent Applications and Registrations

Patent applications and USPTO patent grants for KASAI; Naoki.The latest application filed is for "information processing device, information processing method, and recording medium".

Company Profile

0.18.7

KASAI; Naoki - Tokyo JP
Kasai; Naoki - Kanagawa JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Information Processing Device, Information Processing Method, And Recording Medium App 20170262044 - TAKENAKA; Takashi ; et al.	2017-09-14
MRAM and data read/write method for MRAM Grant 7,848,137 - Fukami , et al. December 7, 2	2010-12-07
Mram And Data Read/write Method For Mram App 20090251955 - Fukami; Shunsuke ; et al.	2009-10-08
Field-effect transistor, complementary field-effect transistor, and method of manufacturing field-effect transistor App 20060049430 - Kasai; Naoki ; et al.	2006-03-09
Semiconductor memory device with memory cells having same characteristics and manufacturing method for the same Grant 6,768,151 - Kasai July 27, 2	2004-07-27
Semiconductor device comprising high density integrated circuit having a large number of insulated gate field effect transistors Grant 6,653,690 - Kasai November 25, 2	2003-11-25
Semiconductor memory device with memory cells having same characteristics and manufacturing method for the same App 20030104674 - Kasai, Naoki	2003-06-05
Semiconductor memory device with memory cells having same characteristics and manufacturing method for the same App 20020173111 - Kasai, Naoki	2002-11-21
Embedded LSI having a FeRAM section and a logic circuit section Grant 6,465,826 - Kasai October 15, 2	2002-10-15
DRAM having a stacked capacitor and a method for fabricating the same Grant 6,448,597 - Kasai , et al. September 10, 2	2002-09-10
Semiconductor device with reduced number of intermediate interconnection pattern and method of forming the same App 20020056919 - Kasai, Naoki	2002-05-16
Method of manufacturing semiconductor device in which hot carrier resistance can be improved and silicide layer can be formed with high reliability Grant 6,352,891 - Kasai March 5, 2	2002-03-05
Embedded LSI having a FeRAM section and a logic circuit section App 20010020708 - Kasai, Naoki	2001-09-13
Semiconductor device and fabrication method thereof Grant 6,255,218 - Kasai July 3, 2	2001-07-03
Semiconductor device and method for manufacturing same Grant 6,235,575 - Kasai , et al. May 22, 2	2001-05-22
Method for manufacturing a semiconductor device having contact plug made of Si/SiGe/Si Grant 6,030,894 - Hada , et al. February 29, 2	2000-02-29
Process for fabricating semiconductor device having semiconductor layers epitaxially grown from active areas without short-circuit on field insulating layer Grant 5,946,570 - Kasai , et al. August 31, 1	1999-08-31
MOS semiconductor device and method of manufacturing the same Grant 5,912,509 - Kasai , et al. June 15, 1	1999-06-15
Semiconductor device capable of easily filling contact conductor plug in contact hole Grant 5,907,788 - Kasai May 25, 1	1999-05-25
Method of forming a MOS transistor having gate insulators of different thicknesses Grant 5,905,283 - Kasai May 18, 1	1999-05-18
Semiconductor device and fabrication process thereof Grant 5,895,948 - Mori , et al. April 20, 1	1999-04-20
Method of forming MOS transistors having gate insulators of different thicknesses Grant 5,811,336 - Kasai September 22, 1	1998-09-22
Test device for insulated-gate field effect transistor and testing circuit and testing method using the same Grant 5,760,600 - Kasai June 2, 1	1998-06-02
Semiconductor memory device with improved step protection and manufacturing method thereof Grant 5,381,030 - Kasai January 10, 1	1995-01-10
Isolation of insulated-gate field-effect transistors Grant 4,951,117 - Kasai August 21, 1	1990-08-21

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.