Kapusta; Richard L.
Patent Applications and Registrations
Patent applications and USPTO patent grants for Kapusta; Richard L..The latest application filed is for "symmetric logic block input/output scheme".
- Kapusta; Richard L. - San Jose CA
| Patent | Date |
|---|---|
| Symmetric logic block input/output scheme Grant 6,696,855 - Kapusta , et al. February 24, 2 | 2004-02-24 |
| Hybrid routing architecture for high density complex programmable logic devices Grant 6,545,505 - Chan , et al. April 8, 2 | 2003-04-08 |
| Circular product term allocations scheme for a programmable device Grant 6,201,407 - Kapusta , et al. March 13, 2 | 2001-03-13 |
| Symmetric logic block input/output scheme Grant 5,966,027 - Kapusta , et al. October 12, 1 | 1999-10-12 |
| Macrocell having a dual purpose input register for use in a logic device Grant 5,848,285 - Kapusta , et al. December 8, 1 | 1998-12-08 |
| Method and apparatus for providing clock signals to macrocells of logic devices Grant 5,799,176 - Kapusta , et al. August 25, 1 | 1998-08-25 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 