Kapadia; Vimal M.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kapadia; Vimal M..The latest application filed is for "processor and method for synchronous load multiple fetching sequence and pipeline stage result tracking to facilitate early address generation interlock bypass".

Company Profile

0.7.6

Kapadia; Vimal M. - New York NY US
Kapadia; Vimal M. - New York City NY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method, computer program product, and hardware product for eliminating or reducing operand line crossing penalty Grant 9,201,655 - Kapadia , et al. December 1, 2	2015-12-01
Processor error checking for instruction data Grant 8,201,067 - Busaba , et al. June 12, 2	2012-06-12
Processor and method for synchronous load multiple fetching sequence and pipeline stage result tracking to facilitate early address generation interlock bypass Grant 7,987,343 - Alexander , et al. July 26, 2	2011-07-26
Recycling long multi-operand instructions Grant 7,962,726 - Malley , et al. June 14, 2	2011-06-14
Method, system and computer program product for failure analysis implementing automated comparison of multiple reference models Grant 7,908,518 - West, Jr. , et al. March 15, 2	2011-03-15
Method and system for implementing store buffer allocation Grant 7,870,314 - Barrick , et al. January 11, 2	2011-01-11
Processor And Method For Synchronous Load Multiple Fetching Sequence And Pipeline Stage Result Tracking To Facilitate Early Address Generation Interlock Bypass App 20090240919 - Alexander; Khary J. ; et al.	2009-09-24
Recycling Long Multi-operand Instructions App 20090240914 - Malley; Edward T. ; et al.	2009-09-24
Method, Computer Program Product, And Hardware Product For Eliminating Or Reducing Operand Line Crossing Penalty App 20090240918 - Kapadia; Vimal M. ; et al.	2009-09-24
Method, System, And Computer Program Product For Processor Error Checking App 20090217077 - Busaba; Fadi Y. ; et al.	2009-08-27
Method And System For Implementing Store Buffer Allocation App 20090210587 - Barrick; Brian D. ; et al.	2009-08-20
Method, System And Computer Program Product For Failure Analysis Implementing Automated Comparison Of Multiple Reference Models App 20090204924 - West, Jr.; Patrick M. ; et al.	2009-08-13

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.