loadpatents
name:-0.021619081497192
name:-0.022286891937256
name:-0.013317823410034
Kao; Shu-Yi Patent Filings

Kao; Shu-Yi

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kao; Shu-Yi.The latest application filed is for "circuit check method and electronic apparatus".

Company Profile
12.19.21
  • Kao; Shu-Yi - Hsinchu County TW
  • Kao; Shu-Yi - Zhubei TW
  • Kao; Shu-Yi - Hsinchu TW
  • KAO; Shu-Yi - Zhubei City TW
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method for determining IC voltage and method for finding relation between voltages and circuit parameters
Grant 11,455,449 - Chen , et al. September 27, 2
2022-09-27
Power rail design method, apparatus and non-transitory computer readable medium thereof
Grant 11,416,665 - Huang , et al. August 16, 2
2022-08-16
IC design data base generating method, IC design method, and electronic device using the methods
Grant 11,314,912 - Huang , et al. April 26, 2
2022-04-26
Clock deadlock detecting system, method, and non-transitory computer readable storage medium
Grant 11,194,945 - Lo , et al. December 7, 2
2021-12-07
Circuit Check Method And Electronic Apparatus
App 20210190844 - Lin; Yun-Jing ;   et al.
2021-06-24
Method of detecting relations between pins of circuit and computer program product thereof
Grant 11,010,521 - Hsu , et al. May 18, 2
2021-05-18
Integrated circuit design method and non-transitory computer readable medium thereof
Grant 10,997,353 - Tsai , et al. May 4, 2
2021-05-04
Power Rail Design Method, Apparatus And Non-transitory Computer Readable Medium Thereof
App 20210124864 - HUANG; Cheng-Chen ;   et al.
2021-04-29
Planning method for power metal lines
Grant 10,936,784 - Pan , et al. March 2, 2
2021-03-02
Method of detecting a circuit malfunction and related device
Grant 10,909,290 - Lo , et al. February 2, 2
2021-02-02
Method of detecting relations between pins of circuit and computer program product thereof
App 20210012050 - HSU; CHIA-LING ;   et al.
2021-01-14
Integrated Circuit Design Method And Non-transitory Computer Readable Medium Thereof
App 20210004516 - TSAI; I-Ching ;   et al.
2021-01-07
Planning Method For Power Metal Lines
App 20210004520 - Pan; Hsin-Wei ;   et al.
2021-01-07
Method of using simulation software to generate circuit layout
Grant 10,860,758 - Liu , et al. December 8, 2
2020-12-08
Ic Design Data Base Generating Method, Ic Design Method, And Electronic Device Using The Methods
App 20200356716 - Huang; Szu-Ying ;   et al.
2020-11-12
Method Of Using Simulation Software To Generate Circuit Layout
App 20200334339 - Liu; Chien-Cheng ;   et al.
2020-10-22
Method of Detecting a Circuit Malfunction and Related Device
App 20200320241 - Lo; I-Hsiu ;   et al.
2020-10-08
Circuit design system, checking method, and non-transitory computer readable medium thereof
Grant 10,783,293 - Kao , et al. Sept
2020-09-22
Circuit Structure And Power-on Method Thereof
App 20200295753 - LIU; CHIEN-CHENG ;   et al.
2020-09-17
Circuit structure and power-on method thereof
Grant 10,778,214 - Liu , et al. Sept
2020-09-15
Circuit Design Method And Associated Computer Program Product
App 20200285791 - Lo; I-Hsiu ;   et al.
2020-09-10
Circuit encoding method and circuit structure recognition method
Grant 10,657,303 - Lin , et al.
2020-05-19
Method for determining IC voltage and method for finding relation between voltages and circuit parameters
App 20200151295 - CHEN; YING-CHIEH ;   et al.
2020-05-14
Simulation method for mixed-signal circuit system and related electronic device
Grant 10,521,529 - Chen , et al. Dec
2019-12-31
Method And Apparatus For Adaptive Voltage Scaling To Eliminate Delay Variation Of Whole Design
App 20190384868 - Yu; Mei-Li ;   et al.
2019-12-19
Circuit Design System, Checking Method, And Non-transitory Computer Readable Medium Thereof
App 20190332726 - KAO; Shu-Yi ;   et al.
2019-10-31
Circuit encoding method and circuit structure recognition method
App 20180307782 - Lin; Yun-Jing ;   et al.
2018-10-25
Computer program product for timing analysis of integrated circuit
Grant 9,858,382 - Chen , et al. January 2, 2
2018-01-02
Simulation Method For Mixed-signal Circuit System And Related Electronic Device
App 20170364619 - Chen; Ying-Chieh ;   et al.
2017-12-21
Computer Program Product For Timing Analysis Of Integrated Circuit
App 20160188782 - CHEN; Ying-Chieh ;   et al.
2016-06-30
Method for determining interface timing of integrated circuit automatically and related machine readable medium thereof
Grant 9,003,341 - Yu , et al. April 7, 2
2015-04-07
Timing Analysis Method For Non-standard Cell Circuit And Associated Machine Readable Medium
App 20150067623 - Chen; Ying-Chieh ;   et al.
2015-03-05
Method For Determining Interface Timing Of Integrated Circuit Automatically And Related Machine Readable Medium Thereof
App 20140223398 - Yu; Mei-Li ;   et al.
2014-08-07
Deadlock detection method and related machine readable medium
Grant 8,726,206 - Wang , et al. May 13, 2
2014-05-13
Method of generating integrated circuit model
Grant 8,713,497 - Lee , et al. April 29, 2
2014-04-29
Method For Checking I/o Cell Connections And Associated Computer Readable Medium
App 20130298095 - Yu; Mei-Li ;   et al.
2013-11-07
Method of Generating Integrated Circuit Model
App 20130185683 - Lee; Meng-Jung ;   et al.
2013-07-18
Extracting methods for circuit models
Grant 8,443,320 - Lee , et al. May 14, 2
2013-05-14
Extracting Methods For Circuit Models
App 20110296365 - Lee; Meng-Jung ;   et al.
2011-12-01

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed