loadpatents
Patent applications and USPTO patent grants for Kao; Jung-Hui.The latest application filed is for "semiconductor structure and manufacturing method thereof".
Patent | Date |
---|---|
Semiconductor device Grant 11,417,649 - Chen , et al. August 16, 2 | 2022-08-16 |
Semiconductor structure Grant 11,367,721 - Huang , et al. June 21, 2 | 2022-06-21 |
Semiconductor Structure And Manufacturing Method Thereof App 20210313316 - HUANG; JING-JUNG ;   et al. | 2021-10-07 |
Self-aligned insulated film for high-K metal gate device Grant 11,094,545 - Ng , et al. August 17, 2 | 2021-08-17 |
Semiconductor device Grant 10,937,785 - Chen , et al. March 2, 2 | 2021-03-02 |
Self-Aligned Insulated Film for High-K Metal Gate Device App 20190341263 - Ng; Jin-Aun ;   et al. | 2019-11-07 |
Self-aligned insulated film for high-k metal gate device Grant 10,388,531 - Ng , et al. A | 2019-08-20 |
Semiconductor Device App 20190096882 - CHEN; YI-SHENG ;   et al. | 2019-03-28 |
Self-Aligned Insulated Film For High-K Metal Gate Device App 20180019133 - Ng; Jin-Aun ;   et al. | 2018-01-18 |
Self-aligned insulated film for high-k metal gate device Grant 9,779,947 - Ng , et al. October 3, 2 | 2017-10-03 |
Semiconductor Device App 20170221883 - CHEN; YI-SHENG ;   et al. | 2017-08-03 |
Self-aligned Insulated Film For High-k Metal Gate Device App 20160196979 - Ng; Jin-Aun ;   et al. | 2016-07-07 |
Self-aligned Insulated Film For High-k Metal Gate Device App 20140367802 - Ng; Jin-Aun ;   et al. | 2014-12-18 |
Self-aligned insulated film for high-k metal gate device Grant 8,822,283 - Ng , et al. September 2, 2 | 2014-09-02 |
Self-aligned Insulated Film For High-k Metal Gate Device App 20130056837 - Ng; Jin-Aun ;   et al. | 2013-03-07 |
3-dimensional device design layout Grant 8,286,114 - Chuang , et al. October 9, 2 | 2012-10-09 |
Contact scheme for MOSFETs Grant 7,898,037 - Chuang , et al. March 1, 2 | 2011-03-01 |
Selective formation of stress memorization layer Grant 7,678,636 - Chuang , et al. March 16, 2 | 2010-03-16 |
Method for semiconductor device performance enhancement Grant 7,632,729 - Chuang , et al. December 15, 2 | 2009-12-15 |
Contact Scheme for MOSFETs App 20080258228 - Chuang; Harry ;   et al. | 2008-10-23 |
3-Dimensional Device Design Layout App 20080263492 - Chuang; Harry ;   et al. | 2008-10-23 |
Method for semiconductor device performance enhancement App 20080076215 - Chuang; Harry ;   et al. | 2008-03-27 |
Selective formation of stress memorization layer App 20080003734 - Chuang; Harry ;   et al. | 2008-01-03 |
Ozone vapor clean method Grant 7,157,351 - Cheng , et al. January 2, 2 | 2007-01-02 |
Method for manufacturing isolation structures in a semiconductor device App 20050277262 - Tsao, Chang-Sheng ;   et al. | 2005-12-15 |
Ozone vapor clean method App 20050260827 - Cheng, Chung-Long ;   et al. | 2005-11-24 |
Method for implementing poly pre-doping in deep sub-micron process App 20050118802 - Tsao, Chang-Sheng ;   et al. | 2005-06-02 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.