loadpatents
name:-0.008821964263916
name:-0.0056710243225098
name:-0.0008091926574707
Kao; Chi-Hung Patent Filings

Kao; Chi-Hung

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kao; Chi-Hung.The latest application filed is for "backlight module and optical film thereof".

Company Profile
0.4.9
  • Kao; Chi-Hung - Shijr TW
  • Kao; Chi-Hung - Taoyuan Hsien TW
  • Kao; Chi-Hung - Shijr City TW
  • Kao; Chi-Hung - Taipei TW
  • Kao; Chi-Hung - Taipei Hsien TW
  • Kao, Chi-Hung - Taipei City TW
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Communicating system and method thereof
Grant 7,774,516 - Hsieh , et al. August 10, 2
2010-08-10
Backlight Module And Optical Film Thereof
App 20090046478 - Wang; Horng-Jou ;   et al.
2009-02-19
Light-emitting Diode Device
App 20080179615 - KAO; Chi-Hung ;   et al.
2008-07-31
Light-emitting Diode Package And Manufacturing Method Thereof
App 20080179614 - Wang; Horng-Jou ;   et al.
2008-07-31
Communicating System And Method Thereof
App 20080122784 - Hsieh; Chih-Tao ;   et al.
2008-05-29
Linearized bias circuit with adaptation
Grant 7,358,817 - Kao , et al. April 15, 2
2008-04-15
KVM switch and a computer switching method
App 20070200858 - Hsieh; Chih-Iao ;   et al.
2007-08-30
Linearized bias circuit with adaptation
App 20060226911 - Kao; Chi-Hung ;   et al.
2006-10-12
Lateral double diffused metal oxide semiconductor (LDMOS) device with aligned buried layer isolation layer
Grant 6,734,493 - Chen , et al. May 11, 2
2004-05-11
Lateral double diffused metal oxide semiconductor (LDMOS) device with aligned buried layer isolation layer
App 20030151088 - Chen, Shih-Hui ;   et al.
2003-08-14
Method of fabricating a LDMOS transistor
Grant 6,468,870 - Kao , et al. October 22, 2
2002-10-22
Method for fabricating a capacitor device with BiCMOS process and the capacitor device formed thereby
App 20020123191 - Huang, Chih-Mu ;   et al.
2002-09-05
Asymmetric Trapezoidal Gate Mosfet And Rf Amplifier Using Same
App 20020070806 - WONG, SHYH-CHYI ;   et al.
2002-06-13

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed