Kannan; Sukeshwar

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kannan; Sukeshwar.The latest application filed is for "photonic wafer communication systems and related packages".

Company Profile

5.11.12

Kannan; Sukeshwar - Chelmsford MA
Kannan; Sukeshwar - Malta NY
Kannan; Sukeshwar - Boston MA
Kannan; Sukeshwar - Tuscaloosa AL

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Photonics packaging method and device Grant 11,256,029 - Kannan , et al. February 22, 2	2022-02-22
Photonic Wafer Communication Systems And Related Packages App 20210242124 - Kannan; Sukeshwar ; et al.	2021-08-05
Testing monolithic three dimensional integrated circuits Grant 10,775,429 - Kannan , et al. Sept	2020-09-15
Methods of manufacturing RF filters Grant 10,636,776 - Rahim , et al.	2020-04-28
Photonics Packaging Method And Device App 20200116930 - Kannan; Sukeshwar ; et al.	2020-04-16
Methods Of Manufacturing Rf Filters App 20190267361 - Rahim; Md. Sayed Kaysar Bin ; et al.	2019-08-29
Testing Monolithic Three Dimensional Integrated Circuits App 20190094294 - Kannan; Sukeshwar ; et al.	2019-03-28
Methods and structures for mitigating ESD during wafer bonding Grant 10,236,263 - England , et al.	2019-03-19
Methods And Structures For Mitigating Esd During Wafer Bonding App 20190067217 - England; Luke ; et al.	2019-02-28
Deep trench metal-insulator-metal capacitors Grant 10,083,958 - Kannan , et al. September 25, 2	2018-09-25
Method, apparatus and system for voltage compensation in a semiconductor wafer Grant 10,069,490 - Kannan , et al. September 4, 2	2018-09-04
Deep Trench Metal-insulator-metal Capacitors App 20180108651 - Kannan; Sukeshwar ; et al.	2018-04-19
Method, Apparatus And System For Voltage Compensation In A Semiconductor Wafer App 20170222634 - Kannan; Sukeshwar ; et al.	2017-08-03
Latency compensation network using timing slack sensors Grant 9,716,487 - Kannan , et al. July 25, 2	2017-07-25
Method And Apparatus For Detection Of Failures In Under-fill Layers In Integrated Circuit Assemblies App 20160322265 - GAO; Shan ; et al.	2016-11-03
Integration Structures For High Current Applications App 20160293579 - ENGLAND; Luke ; et al.	2016-10-06
DFT structure for TSVs in 3D ICs while maintaining functional purpose Grant 9,460,975 - Kannan , et al. October 4, 2	2016-10-04
Dft Structure For Tsvs In 3d Ics While Maintaining Functional Purpose App 20160225679 - KANNAN; Sukeshwar ; et al.	2016-08-04
TSV redundancy scheme and architecture using decoder/encoder Grant 9,401,312 - Kannan , et al. July 26, 2	2016-07-26
Method and system for testing an electric circuit Grant 8,742,777 - Kim , et al. June 3, 2	2014-06-03
Method And Model Of Carbon Nanotube Based Through Silicon Vias (tsv) For Rf Applications App 20120306096 - Kim; Bruce ; et al.	2012-12-06
Method And System For Testing An Electric Circuit App 20120169359 - Kim; Bruce C. ; et al.	2012-07-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.