Kannan; Parivallal

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kannan; Parivallal.The latest application filed is for "micro-network-on-chip and microsector infrastructure".

Company Profile

0.11.1

Kannan; Parivallal - San Jose CA
Kannan; Parivallal - Longmont CO

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Micro-network-on-chip And Microsector Infrastructure App 20220197855 - Ganusov; Ilya K. ; et al.	2022-06-23
Timing optimizations in circuit designs using opposite clock edge triggered flip-flops Grant 10,416,232 - Stenz , et al. Sept	2019-09-17
Fixing hold time violations using hold time budgets and slacks of setup times Grant 10,318,699 - Sivaswamy , et al.	2019-06-11
Signal routing and pin placement Grant 8,196,082 - Kannan June 5, 2	2012-06-05
Congestion elimination using adaptive cost schedule to route signals within an integrated circuit Grant 8,122,420 - Kannan , et al. February 21, 2	2012-02-21
Assignment of select input/output blocks to banks for integrated circuits using integer linear programming with proximity optimization Grant 8,010,924 - Slonim , et al. August 30, 2	2011-08-30
Placement of I/O blocks within I/O banks using an integer linear programming formulation Grant 7,958,480 - Slonim , et al. June 7, 2	2011-06-07
Recursive partitioning based placement for programmable logic devices using non-rectilinear device-cutlines Grant 7,530,045 - Kannan May 5, 2	2009-05-05
Skew-driven routing for networks Grant 7,516,437 - Kannan , et al. April 7, 2	2009-04-07
Assignment of select I/O objects to banks with mixed capacities using integer linear programming Grant 7,480,884 - Slonim , et al. January 20, 2	2009-01-20
Simultaneous assignment of select I/O objects and clock I/O objects to banks using integer linear programming Grant 7,451,422 - Slonim , et al. November 11, 2	2008-11-11
Method of flexible clock placement for integrated circuit designs using integer linear programming Grant 7,353,485 - Kannan , et al. April 1, 2	2008-04-01

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.