Kang; Tsung-Sheng

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kang; Tsung-Sheng.The latest application filed is for "nonmetallic liner around a magnetic tunnel junction".

Company Profile

0.5.12

Kang; Tsung-Sheng - Ballston Lake NY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Nonmetallic Liner Around A Magnetic Tunnel Junction App 20220285606 - Li; Tao ; et al.	2022-09-08
Reduction Of Bottom Epitaxy Parasitics For Vertical Transport Field Effect Transistors App 20220190157 - LI; Tao ; et al.	2022-06-16
Stacked Vertical Transport Field-effect Transistor Logic Gate Structures With Shared Epitaxial Layers App 20220181321 - Kang; Tsung-Sheng ; et al.	2022-06-09
Dual Resistive Random-access Memory With Two Transistors App 20220181388 - Reznicek; Alexander ; et al.	2022-06-09
Staggered Stacked Vertical Crystalline Semiconducting Channels App 20220149042 - Kang; Tsung-Sheng ; et al.	2022-05-12
Reduction of bottom epitaxy parasitics for vertical transport field effect transistors Grant 11,271,107 - Li , et al. March 8, 2	2022-03-08
Cross-bar vertical transport field effect transistors without corner rounding Grant 11,251,301 - Kang , et al. February 15, 2	2022-02-15
Nanosheet transistor with asymmetric gate stack Grant 11,251,288 - Xie , et al. February 15, 2	2022-02-15
Staggered stacked vertical crystalline semiconducting channels Grant 11,251,182 - Kang , et al. February 15, 2	2022-02-15
Nanosheet Transistor With Asymmetric Gate Stack App 20220045193 - Xie; Ruilong ; et al.	2022-02-10
Sloped epitaxy buried contact Grant 11,227,922 - Li , et al. January 18, 2	2022-01-18
Sloped Epitaxy Buried Contact App 20210399098 - Li; Tao ; et al.	2021-12-23
Nanosheet Transistor With Asymmetric Gate Stack App 20210359103 - Xie; Ruilong ; et al.	2021-11-18
Dielectric Structure to Prevent Hard Mask Erosion App 20210335618 - Li; Tao ; et al.	2021-10-28
Reduction Of Bottom Epitaxy Parasitics For Vertical Transport Field Effect Transistors App 20210305424 - LI; Tao ; et al.	2021-09-30
Staggered Stacked Vertical Crystalline Semiconducting Channels App 20210296314 - Kang; Tsung-Sheng ; et al.	2021-09-23
Cross-bar Vertical Transport Field Effect Transistors Without Corner Rounding App 20210288181 - KANG; Tsung-Sheng ; et al.	2021-09-16

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.