Kandolf; Helmut
Patent Applications and Registrations
Patent applications and USPTO patent grants for Kandolf; Helmut.The latest application filed is for "memory arrangement having a plurality of ram chips".
- Kandolf; Helmut - Graz AT
- Kandolf; Helmut - Munchen DE
| Patent | Date |
|---|---|
| Memory arrangement having a plurality of RAM chips Grant 7,362,650 - Kandolf , et al. April 22, 2 | 2008-04-22 |
| Hub chip for one or more memory modules Grant 7,191,276 - Kalms , et al. March 13, 2 | 2007-03-13 |
| Memory arrangement having a plurality of RAM chips App 20060250881 - Kandolf; Helmut ; et al. | 2006-11-09 |
| Hub chip for one or more memory modules App 20050027923 - Kalms, Sven ; et al. | 2005-02-03 |
| Magnetic memory configuration Grant 6,816,406 - Honigschmid , et al. November 9, 2 | 2004-11-09 |
| Electronic circuit with a driver circuit Grant 6,759,874 - Braun , et al. July 6, 2 | 2004-07-06 |
| Magnetic memory configuration App 20040100836 - Honigschmid, Heinz ; et al. | 2004-05-27 |
| Integrated memory with memory cell array Grant 6,657,916 - Honigschmid , et al. December 2, 2 | 2003-12-02 |
| Configuration and method for the low-loss writing of an MRAM Grant 6,639,829 - Gogl , et al. October 28, 2 | 2003-10-28 |
| Semiconductor memory device having row and column redundancy circuit and method of manufacturing the circuit Grant 6,618,306 - Bohm , et al. September 9, 2 | 2003-09-09 |
| Electronic circuit with a driver circuit App 20030057994 - Braun, Georg ; et al. | 2003-03-27 |
| Digital memory circuit and method of manufacturing the circuit App 20030039157 - Bohm, Thomas ; et al. | 2003-02-27 |
| Integrated memory App 20020116591 - Honigschmid, Heinz ; et al. | 2002-08-22 |
| Circuit configuration for controlling write and read operations in a magnetoresistive memory configuration App 20020080661 - Gogl, Dietmar ; et al. | 2002-06-27 |
| Configuration for implementing redundancy for a memory chip App 20020012281 - Fischer, Helmut ; et al. | 2002-01-31 |
| MRAM configuration App 20020003720 - Bohm, Thomas ; et al. | 2002-01-10 |
| Integrated semiconductor memory having memory cells with a ferroelectric memory property App 20010038561 - Esterl, Robert ; et al. | 2001-11-08 |
| Method for operating an integrated memory App 20010036100 - Esterl, Robert ; et al. | 2001-11-01 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 