Kanazawa; Masato

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kanazawa; Masato.The latest application filed is for "cell preparation and method for producing cell preparation".

Company Profile

0.10.6

Kanazawa; Masato - Niigata JP
Kanazawa; Masato - Tokyo JP
KANAZAWA; Masato - Niigata-shi JP
KANAZAWA; Masato - Edogawa-ku Tokyo
Kanazawa; Masato - Kanagawa JP
Kanazawa; Masato - Kashihara JP
KANAZAWA; Masato - Kashihara-shi JP
Kanazawa; Masato - Kyoto JP
Kanazawa; Masato - Buena Park CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Cell preparation and method for producing cell preparation Grant 11,311,579 - Shimohata , et al. April 26, 2	2022-04-26
Electronic watch and communication control system Grant 10,890,879 - Hirota , et al. January 12, 2	2021-01-12
Cell Preparation And Method For Producing Cell Preparation App 20190216856 - SHIMOHATA; Takayoshi ; et al.	2019-07-18
Electronic Watch And Communication Control System App 20190079463 - HIROTA; Yusuke ; et al.	2019-03-14
Sheet metal factory processing system Grant 7,826,913 - Kanazawa , et al. November 2, 2	2010-11-02
Paper sheet carrying apparatus having linking device with drop rod apparatus Grant 7,600,750 - Kanazawa October 13, 2	2009-10-13
Paper Sheet Carrying Apparatus App 20080157463 - KANAZAWA; Masato	2008-07-03
Sheet metal factory processing system Grant 7,239,931 - Kanazawa , et al. July 3, 2	2007-07-03
Sheet Metal Factory Processing System App 20070150083 - KANAZAWA; Masato ; et al.	2007-06-28
Sheet metal factory processing system App 20050107903 - Kanazawa, Masato ; et al.	2005-05-19
Method for fabricating a semiconductor device having contacts self-aligned with a gate electrode thereof Grant 6,713,826 - Uehara , et al. March 30, 2	2004-03-30
Method for fabricating a semiconductor device having contacts self-aligned with a gate electrode thereof App 20030141554 - Uehara, Takashi ; et al.	2003-07-31
Method for fabricating a semiconductor device having contacts self-aligned with a gate electrode thereof Grant 6,573,132 - Uehara , et al. June 3, 2	2003-06-03
Method of manufacturing semiconductor device Grant 6,100,170 - Matsumoto , et al. August 8, 2	2000-08-08
Punched plate material carrying-out system Grant 6,055,895 - Kanazawa May 2, 2	2000-05-02
Semiconductor device including interlayer dielectric film layers and conductive film layers Grant 5,459,353 - Kanazawa October 17, 1	1995-10-17

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.