Kanamoto; Toshiki

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kanamoto; Toshiki.The latest application filed is for "circuit simulation method".

Company Profile

0.7.10

Kanamoto; Toshiki - Kanagawa JP
Kanamoto; Toshiki - Tokyo JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method for improved accuracy of a substrate parasitic-resistance extraction in a circuit simulation Grant 9,405,873 - Kanamoto , et al. August 2, 2	2016-08-02
Circuit Simulation Method App 20130151226 - KANAMOTO; Toshiki ; et al.	2013-06-13
Net list producing device producing a net list with an interconnection parasitic element by hierarchical processing Grant 7,979,817 - Kanamoto , et al. July 12, 2	2011-07-12
Semiconductor Device, Method Of Manufacture Thereof And Semiconductor Integrated Circuit App 20090011568 - KANAMOTO; Toshiki ; et al.	2009-01-08
Net list producing device producing a net list with an interconnection parasitic element by hierarchical processing App 20080270967 - Kanamoto; Toshiki ; et al.	2008-10-30
Semiconductor device, method of manufacture thereof and semiconductor integrated circuit Grant 7,432,581 - Kanamoto , et al. October 7, 2	2008-10-07
Net list producing device producing a net list with an interconnection parasitic element by hierarchical processing Grant 7,398,506 - Kanamoto , et al. July 8, 2	2008-07-08
Capacitance measurement circuit Grant 7,230,435 - Kunikiyo , et al. June 12, 2	2007-06-12
Net list producing device producing a net list with an interconnection parasitic element by hierarchical processing App 20060190898 - Kanamoto; Toshiki ; et al.	2006-08-24
Semiconductor device, method of manufacture thereof and semiconductor integrated circuit App 20060170052 - Kanamoto; Toshiki ; et al.	2006-08-03
Semiconductor device Grant 6,982,555 - Yamashita , et al. January 3, 2	2006-01-03
Semiconductor device App 20050007120 - Yamashita, Kyoji ; et al.	2005-01-13
Capacitance measurement circuit App 20040207412 - Kunikiyo, Tatsuya ; et al.	2004-10-21
Parasitic capacitance extracting device and method for semiconductor integrated circuit App 20040158805 - Kanamoto, Toshiki ; et al.	2004-08-12
Semiconductor circuit extraction apparatus and method Grant 6,728,943 - Kanamoto April 27, 2	2004-04-27
Semiconductor circuit extraction apparatus, autoplacement/routing apparatus, method therefor and library distribution system App 20020063569 - Kanamoto, Toshiki	2002-05-30
Semiconductor Device Having A Library Of Standard Cells And Method Of Designing The Same App 20010011734 - KANAMOTO, TOSHIKI ; et al.	2001-08-09

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.