Kamata; Shinnosuke

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kamata; Shinnosuke.The latest application filed is for "multi-port memory based on dram core".

Company Profile

0.18.16

Kamata; Shinnosuke - Kawasaki N/A JP
Kamata; Shinnosuke - Tokyo JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Multi-port memory based on DRAM core Grant 8,717,842 - Suzuki , et al. May 6, 2	2014-05-06
Multi-port memory based on DRAM core Grant 8,547,776 - Suzuki , et al. October 1, 2	2013-10-01
Multi-port Memory Based On Dram Core App 20130201751 - Suzuki; Takaaki ; et al.	2013-08-08
Memory device, memory controller and memory system Grant 8,077,537 - Kawakubo , et al. December 13, 2	2011-12-13
Memory device, memory controller and memory system Grant 8,015,389 - Sato , et al. September 6, 2	2011-09-06
Memory device, memory controller and memory system Grant 8,004,921 - Kawakubo , et al. August 23, 2	2011-08-23
Multi-port Memory Based On Dram Core App 20110141795 - MATSUZAKI; Yasurou ; et al.	2011-06-16
Multi-port memory based on DRAM core Grant 7,911,825 - Matsuzaki , et al. March 22, 2	2011-03-22
Memory device, memory controller and memory system Grant 7,814,294 - Sato , et al. October 12, 2	2010-10-12
Memory device, memory controller and memory system Grant 7,774,577 - Sato , et al. August 10, 2	2010-08-10
Memory Device, Memory Controller And Memory System App 20100172200 - KAWAKUBO; Tomohiro ; et al.	2010-07-08
Memory Device, Memory Controller And Memory System App 20100146201 - Kawakubo; Tomohiro ; et al.	2010-06-10
Memory device, memory controller and memory system Grant 7,729,200 - Ikeda , et al. June 1, 2	2010-06-01
Memory device, memory controller and memory system Grant 7,668,040 - Ikeda , et al. February 23, 2	2010-02-23
Memory device, memory controller and memory system App 20090027988 - Sato; Takahiko ; et al.	2009-01-29
Memory device, memory controller and memory system App 20080189467 - Ikeda; Hitoshi ; et al.	2008-08-07
Memory device, memory controller and memory system App 20080181027 - Sato; Takahiro ; et al.	2008-07-31
Memory device, memory controller and memory system App 20080151677 - Sato; Takahiko ; et al.	2008-06-26
Memory device, memory controller and memory system App 20080151670 - Kawakubo; Tomohiro ; et al.	2008-06-26
Memory device, memory controller and memory system App 20080151678 - Ikeda; Hitoshi ; et al.	2008-06-26
Multiple chip package and IC chips Grant 7,323,789 - Seki , et al. January 29, 2	2008-01-29
Multi-port memory based on DRAM core App 20060294322 - Matsuzaki; Yasurou ; et al.	2006-12-28
Multi-port memory based on DRAM core Grant 7,120,761 - Matsuzaki , et al. October 10, 2	2006-10-10
Multiple chip package and IC chips App 20060092752 - Seki; Fusao ; et al.	2006-05-04
Supply voltage generating circuit and semiconductor memory device using same Grant 6,661,728 - Tomita , et al. December 9, 2	2003-12-09
Multi-port memory based on DRAM core App 20030135699 - Matsuzaki, Yasurou ; et al.	2003-07-17
Supply voltage generating circuit and semiconductor memory device using same App 20020105848 - Tomita, Hiroyoshi ; et al.	2002-08-08
Multi-port memory based on DRAM core App 20020078311 - Matsuzaki, Yasurou ; et al.	2002-06-20
Semiconductor wafer testing method with probe pin contact Grant 6,063,640 - Mizukoshi , et al. May 16, 2	2000-05-16
Semiconductor integrated circuit device Grant 5,412,615 - Noro , et al. May 2, 1	1995-05-02
ECL to TTL voltage level converter using CMOS and BiCMOS circuitry Grant 5,075,581 - Kamata December 24, 1	1991-12-24

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.