loadpatents
Patent applications and USPTO patent grants for Kalyanam; Vijay Kiran.The latest application filed is for "dual-edge aware clock divider".
Patent | Date |
---|---|
Multi-thread power limiting via shared limit Grant 11,287,872 - Mahurin , et al. March 29, 2 | 2022-03-29 |
Dual-edge Aware Clock Divider App 20210409025 - BOWLES; Kevin ;   et al. | 2021-12-30 |
Dual-edge aware clock divider Grant 11,152,943 - Bowles , et al. October 19, 2 | 2021-10-19 |
Multi-thread Power Limiting Via Shared Limit App 20210240251 - Mahurin; Eric Wayne ;   et al. | 2021-08-05 |
Power Control Based On Performance Modification Through Pulse Modulation App 20210096635 - Kalyanam; Vijay Kiran ;   et al. | 2021-04-01 |
Proactive clock gating system to mitigate supply voltage droops Grant 10,860,051 - Kalyanam , et al. December 8, 2 | 2020-12-08 |
Proactive Clock Gating System To Mitigate Supply Voltage Droops App 20200081479 - KALYANAM; Vijay Kiran ;   et al. | 2020-03-12 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.