Kakkar; Sachin
Patent Applications and Registrations
Patent applications and USPTO patent grants for Kakkar; Sachin.The latest application filed is for "unified counting platform".
- Kakkar; Sachin - Bengaluru IN
- Kakkar; Sachin - Karnataka IN
- Kakkar; Sachin - Bangalore IN
- Kakkar; Sachin - Delhi IN
| Patent | Date |
|---|---|
| Unified Counting Platform App 20210306440 - Ahuja; Bhavneet Singh ; et al. | 2021-09-30 |
| Unified Moderation And Analysis Of Content App 20210295177 - Joshi; Sandeep Prakash ; et al. | 2021-09-23 |
| Self-serve content classification platform Grant 11,106,330 - Mukherjee , et al. August 31, 2 | 2021-08-31 |
| Content classification tool with re-classification techniques Grant 11,080,564 - Rajamohan , et al. August 3, 2 | 2021-08-03 |
| Self-serve Content Classification Platform App 20200310599 - Mukherjee; Prithwish ; et al. | 2020-10-01 |
| High confidence digital content treatment Grant 10,757,053 - Goyal , et al. A | 2020-08-25 |
| Content Classification Tool With Re-classification Techniques App 20200104628 - Rajamohan; Tejas ; et al. | 2020-04-02 |
| Multidimensional Targeting Of Questions To Members Of A Community App 20190236157 - Agarwal; Nikhil ; et al. | 2019-08-01 |
| Detecting And Treating Unauthorized Duplicate Digital Content App 20190199519 - Goyal; Vineet ; et al. | 2019-06-27 |
| Self-healing Content Treatment System And Method App 20190068535 - Goyal; Vineet ; et al. | 2019-02-28 |
| High Confidence Digital Content Treatment App 20180255010 - Goyal; Vineet ; et al. | 2018-09-06 |
| Delta retiming in logic simulation Grant 9,727,668 - Kakkar , et al. August 8, 2 | 2017-08-08 |
| Hierarchical finite state machine generation for power state behavior in an electronic design Grant 8,943,451 - Dwivedi , et al. January 27, 2 | 2015-01-27 |
| Delta Retiming In Logic Simulation App 20130275112 - Kakkar; Sachin ; et al. | 2013-10-17 |
| Delta retiming in logic simulation Grant 8,346,529 - Kakkar , et al. January 1, 2 | 2013-01-01 |
| Hierarchical Finite State Machine Generation For Power State Behavior in an Electronic Design App 20120011481 - Dwivedi; Pankaj Kumar ; et al. | 2012-01-12 |
| Delta Retiming In Logic Simulation App 20110161066 - Kakkar; Sachin ; et al. | 2011-06-30 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 