loadpatents
name:-0.069214105606079
name:-0.084627151489258
name:-0.00054407119750977
Kahle; James Allan Patent Filings

Kahle; James Allan

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kahle; James Allan.The latest application filed is for "configurable interface controller".

Company Profile
0.72.52
  • Kahle; James Allan - Austin TX
  • Kahle; James Allan - Autin TX
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Configurable interface controller
Grant 9,703,516 - Hofstee , et al. July 11, 2
2017-07-11
Configurable Interface Controller
App 20120030386 - Hofstee; Harm Peter ;   et al.
2012-02-02
System and method for a configurable interface controller
Grant 8,108,564 - Hofstee , et al. January 31, 2
2012-01-31
Power throttling apparatus
Grant 8,051,315 - Kahle , et al. November 1, 2
2011-11-01
Integrated circuit chip with modular design
Grant 8,032,849 - Hofstee , et al. October 4, 2
2011-10-04
Methods and apparatus for supporting multiple configurations in a multi-processor system
Grant 8,010,716 - Yamazaki , et al. August 30, 2
2011-08-30
Methods And Apparatus For Supporting Multiple Configurations In A Multi-Processor System
App 20100312969 - Yamazaki; Takeshi ;   et al.
2010-12-09
Method to provide atomic update primitives in an asymmetric heterogeneous multiprocessor environment
Grant 7,814,281 - Day , et al. October 12, 2
2010-10-12
Methods and apparatus for supporting multiple configurations in a multi-processor system
Grant 7,802,023 - Yamazaki , et al. September 21, 2
2010-09-21
Computer architecture and software cells for broadband networks
Grant 7,720,982 - Suzuoki , et al. May 18, 2
2010-05-18
Method and apparatus for managing the power consumption of a data processing system
Grant 7,721,123 - Asano , et al. May 18, 2
2010-05-18
Methods and apparatus for list transfers using DMA transfers in a multi-processor system
Grant 7,698,473 - Yamazaki , et al. April 13, 2
2010-04-13
System and method for sharing memory by heterogeneous processors
Grant 7,689,783 - Hofstee , et al. March 30, 2
2010-03-30
Method to provide cache management commands for a DMA controller
Grant 7,657,667 - Johns , et al. February 2, 2
2010-02-02
Method and system for controlled distribution of application code and content data within a computer network
Grant 7,650,491 - Craft , et al. January 19, 2
2010-01-19
System and method for flexible multiple protocols
Grant 7,647,433 - Clark , et al. January 12, 2
2010-01-12
Method and system for controlled distribution of application code and content data within a computer network
Grant 7,603,703 - Craft , et al. October 13, 2
2009-10-13
Method And System For Controlled Distribution Of Application Code And Content Data Within A Computer Network
App 20090083542 - Craft; David John ;   et al.
2009-03-26
Non-homogeneous multi-processor system with shared memory
Grant 7,509,457 - Altman , et al. March 24, 2
2009-03-24
Power Throttling Apparatus
App 20090070609 - Kahle; James Allan ;   et al.
2009-03-12
SIMD-RISC microprocessor architecture
Grant 7,496,673 - Gschwind , et al. February 24, 2
2009-02-24
Power throttling method and apparatus
Grant 7,496,776 - Kahle , et al. February 24, 2
2009-02-24
Multi-Chip Module With Third Dimension Interconnect
App 20080256275 - Hofstee; Harm Peter ;   et al.
2008-10-16
Modular Design Method And Apparatus
App 20080235647 - Hofstee; Harm Peter ;   et al.
2008-09-25
Modular design method and apparatus
Grant 7,398,482 - Hofstee , et al. July 8, 2
2008-07-08
Non-Homogeneous Multi-Processor System With Shared Memory
App 20080162877 - Altman; Erik Richter ;   et al.
2008-07-03
System and method for flexible multiple protocols
Grant 7,389,363 - Clark , et al. June 17, 2
2008-06-17
Method And Apparatus For Managing The Power Consumption Of A Data Processing System
App 20080126817 - Asano; Shigehiro ;   et al.
2008-05-29
Method and apparatus for managing the power consumption of a data processing system
Grant 7,356,713 - Asano , et al. April 8, 2
2008-04-08
System and method for sharing memory by heterogeneous processors
Grant 7,321,958 - Hofstee , et al. January 22, 2
2008-01-22
Method and System for Controlled Distribution of Application Code and Content Data Within a Computer Network
App 20080016348 - Craft; David John ;   et al.
2008-01-17
System and Method for Flexible Multiple Protocols
App 20080005374 - Clark; Scott Douglas ;   et al.
2008-01-03
System and Method for Using a Plurality of Heterogeneous Processors in a Common Computer System
App 20070288701 - Hofstee; Harm Peter ;   et al.
2007-12-13
System and Method for Sharing Memory by Heterogeneous Processors
App 20070283103 - Hofstee; Harm Peter ;   et al.
2007-12-06
Hierarchical management for multiprocessor system
Grant 7,299,371 - Day , et al. November 20, 2
2007-11-20
Hierarchical management for multiprocessor system with real-time attributes
Grant 7,299,372 - Brown , et al. November 20, 2
2007-11-20
System and Method for Executing Instructions Utilizing a Preferred Slot Alignment Mechanism
App 20070186077 - Gschwind; Michael Karl ;   et al.
2007-08-09
Computer architecture and software cells for broadband networks
App 20070168538 - Suzuoki; Masakazu ;   et al.
2007-07-19
Computer architecture and software cells for broadband networks
Grant 7,233,998 - Suzuoki , et al. June 19, 2
2007-06-19
Cacheable DMA
Grant 7,200,689 - Kahle April 3, 2
2007-04-03
Modular design method and apparatus
App 20070052562 - Hofstee; Harm Peter ;   et al.
2007-03-08
Method to Provide Atomic Update Primitives in an Asymmetric Heterogeneous Multiprocessor Environment
App 20070016733 - Day; Michael Norman ;   et al.
2007-01-18
Software-controlled cache set management
Grant 7,120,748 - Day , et al. October 10, 2
2006-10-10
Software-controlled cache set management with software-generated class identifiers
Grant 7,114,035 - Day , et al. September 26, 2
2006-09-26
Method to provide atomic update primitives in an asymmetric heterogeneous multiprocessor environment
Grant 7,114,042 - Day , et al. September 26, 2
2006-09-26
Microprocessor having bandwidth management for computing applications and related method of managing bandwidth allocation
Grant 7,107,363 - Brown , et al. September 12, 2
2006-09-12
Memory management for real-time applications
Grant 7,103,748 - Day , et al. September 5, 2
2006-09-05
Non-homogeneous multi-processor system with shared memory
App 20060190614 - Altman; Erik Richter ;   et al.
2006-08-24
Method and apparatus for coherent memory structure of heterogeneous processor systems
Grant 7,093,080 - Day , et al. August 15, 2
2006-08-15
System and method for flexible multiple protocols
App 20060179168 - Clark; Scott Douglas ;   et al.
2006-08-10
SIMD-RISC processor module
App 20060155955 - Gschwind; Michael Karl ;   et al.
2006-07-13
Methods and apparatus for list transfers using DMA transfers in a multi-processor system
App 20060149861 - Yamazaki; Takeshi ;   et al.
2006-07-06
Updating remote locked cache
Grant 7,062,612 - Brown , et al. June 13, 2
2006-06-13
DMA prefetch
Grant 7,010,626 - Kahle March 7, 2
2006-03-07
Hierarchical management for multiprocessor system with real-time attributes
App 20060031836 - Brown; Jeffrey Douglas ;   et al.
2006-02-09
Hierarchical management for multiprocessor system
App 20060031835 - Day; Michael Norman ;   et al.
2006-02-09
Memory management in multiprocessor system
Grant 6,981,072 - Day , et al. December 27, 2
2005-12-27
System and method for using a plurality of heterogeneous processors in a common computer system
App 20050268048 - Hofstee, Harm Peter ;   et al.
2005-12-01
Method and system for maintaining coherency in a multiprocessor system by broadcasting TLB invalidated entry instructions
Grant 6,970,982 - Altman , et al. November 29, 2
2005-11-29
System and method for identifying and accessing streaming data in a locked portion of a cache
Grant 6,961,820 - Day , et al. November 1, 2
2005-11-01
Method to provide cache management commands for a DMA controller
App 20050216610 - Johns, Charles Ray ;   et al.
2005-09-29
Implementation of an LRU and MRU algorithm in a partitioned cache
Grant 6,931,493 - Johns , et al. August 16, 2
2005-08-16
SIMD-RISC microprocessor architecture
App 20050160097 - Gschwind, Michael Karl ;   et al.
2005-07-21
DMA prefetch
App 20050144337 - Kahle, James Allan
2005-06-30
Multi-chip module with third dimension interconnect
App 20050138325 - Hofstee, Harm Peter ;   et al.
2005-06-23
Symmetric multi-processing system utilizing a DMAC to allow address translation for attached processors
Grant 6,907,477 - Altman , et al. June 14, 2
2005-06-14
System and method for sharing memory by Heterogen ous processors
App 20050097280 - Hofstee, Harm Peter ;   et al.
2005-05-05
System and method for a configurable interface controller
App 20050097231 - Hofstee, Harm Peter ;   et al.
2005-05-05
Method and apparatus for coherent memory structure of heterogeneous processor systems
App 20050080998 - Day, Michael Norman ;   et al.
2005-04-14
Software-controlled cache set management
App 20050055507 - Day, Michael Norman ;   et al.
2005-03-10
Software-controlled cache set management with software-generated class identifiers
App 20050055505 - Day, Michael Norman ;   et al.
2005-03-10
Power throttling method and apparatus
App 20050044434 - Kahle, James Allan ;   et al.
2005-02-24
Method and apparatus for managing the power consumption of a data processing system
App 20050028015 - Asano, Shigehiro ;   et al.
2005-02-03
Cacheable DMA
App 20050027899 - Kahle, James Allan
2005-02-03
Circuits and methods for recovering link stack data upon branch instruction mis-speculation
Grant 6,848,044 - Eisen , et al. January 25, 2
2005-01-25
Microprocessor having bandwidth management for computing applications and related method of managing bandwidth allocation
App 20040260746 - Brown, Jeffrey Douglas ;   et al.
2004-12-23
Memory management in multiprocessor system
App 20040249995 - Day, Michael Norman ;   et al.
2004-12-09
Method to provide atomic update primitives in an asymmetric heterogeneous multiprocessor environment
App 20040236914 - Day, Michael Norman ;   et al.
2004-11-25
On-chip data transfer in multi-processor system
Grant 6,820,143 - Day , et al. November 16, 2
2004-11-16
Chip interconnection method and apparatus
App 20040201970 - Harvey, Paul Marlan ;   et al.
2004-10-14
DMA prefetch
App 20040193754 - Kahle, James Allan
2004-09-30
Processor with redundant logic
Grant 6,785,841 - Akrout , et al. August 31, 2
2004-08-31
Streaming data using locking cache
App 20040162946 - Day, Michael Norman ;   et al.
2004-08-19
Symmetric multi-processing system
App 20040160835 - Altman, Erik R. ;   et al.
2004-08-19
Symmetric multi-processing system with attached processing units being able to access a shared memory without being structurally configured with an address translation mechanism
Grant 6,779,049 - Altman , et al. August 17, 2
2004-08-17
Implementation of an LRU and MRU algorithm in a partitioned cache
App 20040143706 - Johns, Charles Ray ;   et al.
2004-07-22
Processor and method that predict condition register-dependent conditional branch instructions utilizing a potentially stale condition register value
Grant 6,766,442 - Kahle , et al. July 20, 2
2004-07-20
Updating remote locked cache
App 20040117560 - Brown, Jeffrey Douglas ;   et al.
2004-06-17
Memory management for real-time applications
App 20040117592 - Day, Michael Norman ;   et al.
2004-06-17
On-chip data transfer in multi-processor system
App 20040117520 - Day, Michael Norman ;   et al.
2004-06-17
Symmetric multi-processing system
App 20040107321 - Altman, Erik R. ;   et al.
2004-06-03
Partitioned issue queue and allocation strategy
Grant 6,728,866 - Kahle , et al. April 27, 2
2004-04-27
Shared execution unit in a dual core processor
Grant 6,725,354 - Kahle , et al. April 20, 2
2004-04-20
Basic block cache microprocessor with instruction history information
Grant 6,697,939 - Kahle February 24, 2
2004-02-24
Processor and method for separately predicting conditional branches dependent on lock acquisition
Grant 6,678,820 - Kahle , et al. January 13, 2
2004-01-13
Converting short branches to predicated instructions
Grant 6,662,294 - Kahle , et al. December 9, 2
2003-12-09
Method and system for software control of hardware branch prediction mechanism in a data processor
Grant 6,662,360 - Hay , et al. December 9, 2
2003-12-09
Determining successful completion of an instruction by comparing the number of pending instruction cycles with a number based on the number of stages in the pipeline
Grant 6,658,555 - Kahle , et al. December 2, 2
2003-12-02
Branch prediction circuit selector with instruction context related condition type determining
Grant 6,658,558 - Kahle , et al. December 2, 2
2003-12-02
Assigning a group tag to an instruction group wherein the group tag is recorded in the completion table along with a single instruction address for the group to facilitate in exception handling
Grant 6,654,869 - Kahle , et al. November 25, 2
2003-11-25
Method and apparatus for patching problematic instructions in a microprocessor using software interrupts
Grant 6,631,463 - Floyd , et al. October 7, 2
2003-10-07
Secondary reorder buffer microprocessor
Grant 6,629,233 - Kahle September 30, 2
2003-09-30
Microprocessor with primary and secondary issue queue
Grant 6,609,190 - Kahle , et al. August 19, 2
2003-08-19
Processor with redundant logic
App 20030115500 - Akrout, Chekib ;   et al.
2003-06-19
System and method for tracing
Grant 6,539,500 - Kahle , et al. March 25, 2
2003-03-25
Data processing system including load/store unit having a real address tag array and method for correcting effective address aliasing
Grant 6,477,635 - Kahle , et al. November 5, 2
2002-11-05
Method and system for controlled distribution of application code and content data within a computer network
App 20020150243 - Craft, David John ;   et al.
2002-10-17
System and method for prefetching data to multiple levels of cache including selectively using a software hint to override a hardware prefetch mechanism
Grant 6,460,115 - Kahle , et al. October 1, 2
2002-10-01
Circuits and methods for recovering link stack data upon branch instruction mis-speculation
App 20020129226 - Eisen, Lee Evan ;   et al.
2002-09-12
Symmetric multi-processing system
App 20020078308 - Altman, Erik R. ;   et al.
2002-06-20
Hardware for use with compiler generated branch information
App 20020073301 - Kahle, James Allan ;   et al.
2002-06-13
Method and system for input/output control in a multiprocessor system utilizing simultaneous variable-width bus access
Grant 5,930,484 - Tran , et al. July 27, 1
1999-07-27
Method and system for simultaneous variable-width bus access in a multiprocessor system
Grant 5,913,044 - Tran , et al. June 15, 1
1999-06-15
Method and system for bus arbitration in a multiprocessor system utilizing simultaneous variable-width bus access
Grant 5,901,294 - Tran , et al. May 4, 1
1999-05-04
Method and system for enhanced instruction dispatch in a superscalar processor system utilizing independently accessed intermediate storage
Grant 5,898,882 - Kahle , et al. April 27, 1
1999-04-27
Indirect unconditional branches in data processing system emulation mode
Grant 5,870,575 - Kahle , et al. February 9, 1
1999-02-09
Method and system for performing an emulation context save and restore that is transparent to the operating system
Grant 5,812,823 - Kahle , et al. September 22, 1
1998-09-22
Method and system for selective serialization of instruction processing in a superscalar processor system
Grant 5,764,942 - Kahle , et al. June 9, 1
1998-06-09
Method and system for enhanced management operation utilizing intermixed user level and supervisory level instructions with partial concept synchronization
Grant 5,764,969 - Kahle , et al. June 9, 1
1998-06-09
Method and system for increased instruction synchronization efficiency in a superscalar processsor system utilizing partial data dependency interlocking
Grant 5,761,473 - Kahle , et al. June 2, 1
1998-06-02
Method and system for emulating instructions by performing an operation directly using special-purpose register contents
Grant 5,758,140 - Kahle , et al. May 26, 1
1998-05-26
System and method for maintaining coherency of information transferred between multiple devices
Grant 5,748,938 - Kahle May 5, 1
1998-05-05
Method and system for efficient memory management in a data processing system utilizing a dual mode translation lookaside buffer
Grant 5,715,420 - Kahle , et al. February 3, 1
1998-02-03

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed