loadpatents
Patent applications and USPTO patent grants for Jussot; Julien.The latest application filed is for "method for processing a semiconductor device with two closely spaced gates".
Patent | Date |
---|---|
Method For Processing A Semiconductor Device With Two Closely Spaced Gates App 20210391526 - Chan; Boon Teik ;   et al. | 2021-12-16 |
Method for bonding and interconnecting semiconductor chips Grant 11,114,337 - Hiblot , et al. September 7, 2 | 2021-09-07 |
Self-aligned internal spacer with EUV Grant 10,903,335 - Hiblot , et al. January 26, 2 | 2021-01-26 |
Method For Bonding And Interconnecting Semiconductor Chips App 20200203224 - Hiblot; Gaspard ;   et al. | 2020-06-25 |
Self-Aligned Internal Spacer With EUV App 20190348523 - Hiblot; Gaspard ;   et al. | 2019-11-14 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.