| Patent | Date |
|---|
Apparatuses And Methods For Concurrently Accessing Multiple Partitions Of A Non-volatile Memory
App 20220261151 - SUNDARAM; RAJESH ; et al. | 2022-08-18 |
Apparatuses and methods for concurrently accessing multiple partitions of a non-volatile memory
Grant 11,354,040 - Sundaram , et al. June 7, 2 | 2022-06-07 |
Resistance Reduction For Word Lines In Memory Arrays
App 20210265278 - Kang; Sung-Taeg ; et al. | 2021-08-26 |
Memory arrays with bonded and shared logic circuitry
Grant 10,923,450 - Fastow , et al. February 16, 2 | 2021-02-16 |
Memory Arrays With Bonded And Shared Logic Circuitry
App 20200395328 - Fastow; Richard ; et al. | 2020-12-17 |
Apparatuses And Methods For Concurrently Accessing Multiple Partitions Of A Non-volatile Memory
App 20200341635 - SUNDARAM; RAJESH ; et al. | 2020-10-29 |
Apparatuses and methods for concurrently accessing multiple partitions of a non-volatile memory
Grant 10,719,237 - Sundaram , et al. | 2020-07-21 |
Wordline bridge in a 3D memory array
Grant 10,515,973 - Thimmegowda , et al. Dec | 2019-12-24 |
Wordline Bridge In A 3d Memory Array
App 20190043874 - Thimmegowda; Deepak ; et al. | 2019-02-07 |
Apparatuses And Methods For Concurrently Accessing Multiple Partitions Of A Non-volatile Memory
App 20170199666 - SUNDARAM; RAJESH ; et al. | 2017-07-13 |
Method and apparatus for reducing stress across capacitors used in integrated circuits
Grant RE41,217 - Ganesan , et al. April 13, 2 | 2010-04-13 |
Method and apparatus for matched-reference sensing architecture for non-volatile memories
Grant 6,831,862 - Tedrow , et al. December 14, 2 | 2004-12-14 |
Method and apparatus for matched-reference sensing architecture for non-volatile memories
App 20030090949 - Tedrow, Kerry D. ; et al. | 2003-05-15 |
Method and apparatus for matched-reference sensing architecture for non-volatile memories
Grant 6,515,906 - Tedrow , et al. February 4, 2 | 2003-02-04 |
Voltage driver for a memory
Grant 6,449,211 - Jungroth , et al. September 10, 2 | 2002-09-10 |
Integrated circuit memory and method for transferring data using a volatile memory to buffer data for a nonvolatile memory array
Grant 6,418,506 - Pashley , et al. July 9, 2 | 2002-07-09 |
Method and apparatus for matched-reference sensing architecture for non-volatile memories
App 20020085423 - Tedrow, Kerry D. ; et al. | 2002-07-04 |
Method and apparatus for reducing stress across capacitors used in integrated circuits
Grant 6,297,974 - Ganesan , et al. October 2, 2 | 2001-10-02 |
Nonvolatile memory blocking architecture and redundancy
Grant 5,621,690 - Jungroth , et al. April 15, 1 | 1997-04-15 |
Override timing control circuitry and method for terminating program and erase sequences in a flash memory
Grant 5,414,829 - Fandrich , et al. May 9, 1 | 1995-05-09 |
Reference switching circuit for flash EPROM
Grant 5,390,146 - Atwood , et al. February 14, 1 | 1995-02-14 |
Single cell reference scheme for flash memory sensing and program state verification
Grant 5,386,388 - Atwood , et al. January 31, 1 | 1995-01-31 |
Circuitry and method for discharging a drain of a cell of a non-volatile semiconductor memory
Grant 5,265,059 - Wells , et al. November 23, 1 | 1993-11-23 |
Flash memory blocking architecture
Grant 5,249,158 - Kynett , et al. September 28, 1 | 1993-09-28 |
Method and apparatus for preventing the erasure and programming of a nonvolatile memory
Grant 4,975,883 - Baker , et al. December 4, 1 | 1990-12-04 |
Voltage margining circuit for flash eprom
Grant 4,875,188 - Jungroth October 17, 1 | 1989-10-17 |
A circuit for providing a load for the charging of an EPROM cell
Grant 4,858,186 - Jungroth August 15, 1 | 1989-08-15 |
| 