loadpatents
name:-0.0059738159179688
name:-0.017925024032593
name:-0.0063841342926025
Joshua; Eitan Patent Filings

Joshua; Eitan

Patent Applications and Registrations

Patent applications and USPTO patent grants for Joshua; Eitan.The latest application filed is for "methods and systems for accessing host memory through non-volatile memory over fabric bridging with direct target access".

Company Profile
6.21.12
  • Joshua; Eitan - Ramot Menashe IL
  • - Ramot Menashe IL
  • Joshua; Eitan - Moshav Ofer IL
  • Joshua; Eitan - Kiryat Tivon IL
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Methods and systems for accessing host memory through non-volatile memory over fabric bridging with direct target access
Grant 11,397,703 - Joshua , et al. July 26, 2
2022-07-26
Methods And Systems For Accessing Host Memory Through Non-volatile Memory Over Fabric Bridging With Direct Target Access
App 20200401551 - Joshua; Eitan ;   et al.
2020-12-24
Methods and systems for accessing host memory through non-volatile memory over fabric bridging with direct target access
Grant 10,769,098 - Joshua , et al. Sep
2020-09-08
Systems and methods for communicating addressable requests to a programmable input/output memory over a hardware bridge
Grant 10,268,395 - Joshua , et al.
2019-04-23
Interconnected ring network in a multi-processor system
Grant 10,230,542 - Joshua , et al.
2019-03-12
Method and apparatus for controlling a rate of transmitting data units to a processing core
Grant 9,892,083 - Peled , et al. February 13, 2
2018-02-13
Methods And Systems For Accessing Host Memory Through Non-volatile Memory Over Fabric Bridging With Direct Target Access
App 20170286363 - Joshua; Eitan ;   et al.
2017-10-05
Interconnected Ring Network In A Multi-processor System
App 20170180156 - Joshua; Eitan ;   et al.
2017-06-22
Interconnected ring network in a multi-processor system
Grant 9,521,011 - Joshua , et al. December 13, 2
2016-12-13
Interconnected ring network in a multi-processor system
Grant 9,454,480 - Joshua , et al. September 27, 2
2016-09-27
Multi-core processing system having cache coherency in dormant mode
Grant 9,317,433 - Joshua , et al. April 19, 2
2016-04-19
Shared op-symmetric update-sensitive variables
Grant 9,298,628 - Joshua , et al. March 29, 2
2016-03-29
Shared op-symmetric update-sensitive variables
Grant 9,298,627 - Joshua , et al. March 29, 2
2016-03-29
Simultaneous eviction and cleaning operations in a cache
Grant 8,924,652 - Habusha , et al. December 30, 2
2014-12-30
Simultaneous eviction and cleaning operations in a cache
Grant 08924652 -
2014-12-30
Interconnected Ring Network In A Multi-processor System
App 20140201326 - Joshua; Eitan ;   et al.
2014-07-17
Interconnected Ring Network In A Multi-processor System
App 20140201444 - Joshua; Eitan ;   et al.
2014-07-17
Shared Op-symmetric Update-sensitive Variables
App 20140201469 - Joshua; Eitan ;   et al.
2014-07-17
Interconnected Ring Network In A Multi-processor System
App 20140201472 - Joshua; Eitan ;   et al.
2014-07-17
Interconnected Ring Network In A Multi-processor System
App 20140201443 - Joshua; Eitan ;   et al.
2014-07-17
Interconnected Ring Network In A Multi-processor System
App 20140201445 - Joshua; Eitan ;   et al.
2014-07-17
Shared Op-symmetric Update-sensitive Variables
App 20140201470 - Joshua; Eitan ;   et al.
2014-07-17
Synchronous multi-clock protocol converter
Grant 8,760,324 - Stoler , et al. June 24, 2
2014-06-24
Methods and systems for determining a cache address
Grant 8,756,362 - Joshua , et al. June 17, 2
2014-06-17
Simultaneous Eviction And Cleaning Operations In A Cache
App 20120260041 - Habusha; Adi ;   et al.
2012-10-11
Synchronous multi-clock protocol converter
Grant 8,089,378 - Stoler , et al. January 3, 2
2012-01-03
Error-correction memory architecture for testing production errors
Grant 7,984,358 - Solt , et al. July 19, 2
2011-07-19
Error-correction memory architecture for testing production
Grant 7,478,308 - Solt , et al. January 13, 2
2009-01-13
Op-code Based Built-in-self-test
App 20080195901 - Solt; Yosef ;   et al.
2008-08-14
Error-correction memory architecture for testing production errors
Grant 7,206,988 - Solt , et al. April 17, 2
2007-04-17
Error-correction memory architecture for testing production errors
Grant 6,988,237 - Solt , et al. January 17, 2
2006-01-17

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed