Joshi; Amol A.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Joshi; Amol A..The latest application filed is for "identifying and mitigating electromigration failures in signal nets of an integrated circuit chip design".

Company Profile

0.12.10

Joshi; Amol A. - Essex Junction VT US

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Dynamically determining number of simulations required for characterizing intra-circuit incongruent variations Grant 9,323,875 - Habitz , et al. April 26, 2	2016-04-26
Identifying and mitigating electromigration failures in signal nets of an integrated circuit chip design Grant 9,104,832 - Barwin, III , et al. August 11, 2	2015-08-11
Identifying And Mitigating Electromigration Failures In Signal Nets Of An Integrated Circuit Chip Design App 20150205906 - Barwin, III; John E. ; et al.	2015-07-23
Determining Process Variation Using Device Threshold Sensitivites App 20150073738 - Buck; Nathan ; et al.	2015-03-12
Integrated circuit design simulation matrix interpolation Grant 8,855,993 - Habitz , et al. October 7, 2	2014-10-07
Methods and systems to reduce a number of simulations in a timing analysis Grant 8,713,502 - Date , et al. April 29, 2	2014-04-29
Integrated circuit design method and system Grant 8,656,325 - Barwin , et al. February 18, 2	2014-02-18
Dynamically Determining Number Of Simulations Required For Characterizing Intra-circuit Incongruent Variations App 20130226536 - Habitz; Peter A. ; et al.	2013-08-29
Integrated Circuit Design Method And System App 20130185684 - Barwin; John E. ; et al.	2013-07-18
Integrated Circuit Design Simulation Matrix Interpolation App 20130085726 - Habitz; Peter A. ; et al.	2013-04-04
Statistical single library including on chip variation for rapid timing and power analysis Grant 8,413,095 - Dubuque , et al. April 2, 2	2013-04-02
Model based simulation of electronic discharge and optimization methodology for design checking Grant 8,230,382 - Gauthier, Jr. , et al. July 24, 2	2012-07-24
Model Based Simulation And Optimization Methodology For Design Checking App 20110185332 - Gauthier, JR.; Robert J. ; et al.	2011-07-28
Method and apparatus to target pre-determined spatially varying voltage variation across the area of the VLSI power distribution system using frequency domain analysis Grant 7,533,357 - Carlsen , et al. May 12, 2	2009-05-12
A Method And Apparatus To Target Pre-Determined Spatially Varying Voltage Variation Across The Area Of The VLSI Power Distribution System Using Frequency Domain Analysis App 20070283299 - Carlsen; Kurt A ; et al.	2007-12-06

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.