loadpatents
Patent applications and USPTO patent grants for Joseph; Praveen.The latest application filed is for "transistor having wrap-around source/drain contacts and under-contact spacers".
Patent | Date |
---|---|
Bilayer hardmask for direct print lithography Grant 11,398,377 - Joseph , et al. July 26, 2 | 2022-07-26 |
Transistor Having Wrap-around Source/drain Contacts And Under-contact Spacers App 20220157985 - Song; Yi ;   et al. | 2022-05-19 |
Staggered Stacked Vertical Crystalline Semiconducting Channels App 20220149042 - Kang; Tsung-Sheng ;   et al. | 2022-05-12 |
Network Slice Based Billing App 20220141630 - Agarwal; Amit ;   et al. | 2022-05-05 |
Semiconductor structure with fully aligned vias Grant 11,302,573 - De Silva , et al. April 12, 2 | 2022-04-12 |
Charging Filtering Function App 20220109759 - Bhoria; Rajpal ;   et al. | 2022-04-07 |
Transistor having wrap-around source/drain contacts and under-contact spacers Grant 11,296,226 - Song , et al. April 5, 2 | 2022-04-05 |
Staggered stacked vertical crystalline semiconducting channels Grant 11,251,182 - Kang , et al. February 15, 2 | 2022-02-15 |
Inverse Tone Pillar Printing App 20210398816 - Felix; Nelson ;   et al. | 2021-12-23 |
Dielectric Structure to Prevent Hard Mask Erosion App 20210335618 - Li; Tao ;   et al. | 2021-10-28 |
Inverse tone pillar printing method using polymer brush grafts Grant 11,133,195 - Felix , et al. September 28, 2 | 2021-09-28 |
Staggered Stacked Vertical Crystalline Semiconducting Channels App 20210296314 - Kang; Tsung-Sheng ;   et al. | 2021-09-23 |
Vertically Stacked Fin Semiconductor Devices App 20210296438 - Joseph; Praveen ;   et al. | 2021-09-23 |
Semiconductor device with multiple threshold voltages Grant 11,075,081 - Joseph , et al. July 27, 2 | 2021-07-27 |
Vertically stacked fin semiconductor devices Grant 11,075,266 - Joseph , et al. July 27, 2 | 2021-07-27 |
Bilayer Hardmask For Direct Print Lithography App 20210217624 - Joseph; Praveen ;   et al. | 2021-07-15 |
Transistor Having Wrap-around Source/drain Contacts And Under-contact Spacers App 20210119031 - Song; Yi ;   et al. | 2021-04-22 |
Processes For Forming Fully Aligned Vias App 20210104432 - De Silva; Ekmini Anuja ;   et al. | 2021-04-08 |
Inverse Tone Pillar Printing App 20200350177 - Felix; Nelson ;   et al. | 2020-11-05 |
Vertically Stacked Fin Semiconductor Devices App 20200343338 - Joseph; Praveen ;   et al. | 2020-10-29 |
Magnetoresistive random access memory thin film transistor unit cell Grant 10,727,273 - Joseph , et al. | 2020-07-28 |
Controlling gate length of vertical transistors Grant 10,665,715 - Joseph , et al. | 2020-05-26 |
Semiconductor device with multiple threshold voltages Grant 10,665,461 - Joseph , et al. | 2020-05-26 |
Semiconductor Fin Length Variability Control App 20200144069 - Joseph; Praveen ;   et al. | 2020-05-07 |
Hard Mask Replenishment For Etching Processes App 20200135898 - Joseph; Praveen ;   et al. | 2020-04-30 |
Approach to prevent collapse of high aspect ratio Fin structures for vertical transport Fin field effect transistor devices Grant 10,629,489 - Seshadri , et al. | 2020-04-21 |
Magnetoresistive Random Access Memory Thin Film Transistor Unit Cell App 20200119093 - JOSEPH; Praveen ;   et al. | 2020-04-16 |
Semiconductor Device With Multiple Threshold Voltages App 20200098570 - Joseph; Praveen ;   et al. | 2020-03-26 |
Approach To Prevent Collapse Of High Aspect Ratio Fin Structures For Vertical Transport Fin Field Effect Transistor Devices App 20200098639 - Seshadri; Indira ;   et al. | 2020-03-26 |
Semiconductor Device With Multiple Threshold Voltages App 20200098569 - Joseph; Praveen ;   et al. | 2020-03-26 |
Controlling Gate Length Of Vertical Transistors App 20200075761 - Joseph; Praveen ;   et al. | 2020-03-05 |
Semiconductor fin length variability control Grant 10,535,529 - Joseph , et al. Ja | 2020-01-14 |
Semiconductor Fin Length Variability Control App 20190371613 - Joseph; Praveen ;   et al. | 2019-12-05 |
Inverse Tone Direct Print Euv Lithography Enabled By Selective Material Deposition App 20190355625 - JOSEPH; Praveen ;   et al. | 2019-11-21 |
Inverse tone direct print EUV lithography enabled by selective material deposition Grant 10,304,744 - Joseph , et al. | 2019-05-28 |
Fabricating large area multi-tier nanostructures Grant 9,972,699 - Sreenivasan , et al. May 15, 2 | 2018-05-15 |
Fabricating large area multi-tier nanostructures Grant 9,972,698 - Sreenivasan , et al. May 15, 2 | 2018-05-15 |
Fabricating large area multi-tier nanostructures Grant 9,941,389 - Sreenivasan , et al. April 10, 2 | 2018-04-10 |
Fabricating Large Area Multi-tier Nanostructures App 20160308020 - Sreenivasan; Sidlgata V. ;   et al. | 2016-10-20 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.